jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- Minor changes

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@229 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2009-01-11 18:14:31 +00:00
parent 4e2cb68237
commit 5483606f74
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/filter/src/fir_stage_sys.vhd
+1 -1
View File
@@ -124,7 +124,7 @@ begin
------------------------------------------------------------
proc_pipe_reg: process(clk, xin, hin, mult_pipe(0))
begin
mult_pipe(0) <= resize(xin * hin, mult_pipe(0));
mult_pipe(0) <= resize(xin * hin, mult_pipe(0), fixed_wrap, fixed_truncate);
if rising_edge(clk) then
if ce = '1' then
for i in 1 to mult_latency loop