jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- Minor changes

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@228 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2009-01-11 17:08:38 +00:00
parent 8d0bb58b5d
commit 4e2cb68237
1 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/filter/src/fir_stage_sys.vhd
+3 -3
View File
@@ -94,7 +94,7 @@ begin
x_out <= resize(xin, shi(nbits_out, nbits_out_frac), slo(nbits_out, nbits_out_frac));
------------------------------------------------------------
proc_xin: process(clk, x_in)
proc_xin: process(clk, x_in, x_pipe(0))
begin
x_pipe(0) <= resize(x_in, x_pipe(0));
if rising_edge(clk) then
@@ -108,7 +108,7 @@ begin
end process;
------------------------------------------------------------
proc_hin: process(clk, h_in)
proc_hin: process(clk, h_in, h_pipe(0))
begin
h_pipe(0) <= resize(h_in, h_pipe(0));
if rising_edge(clk) then
@@ -122,7 +122,7 @@ begin
end process;
------------------------------------------------------------
proc_pipe_reg: process(clk, xin, hin)
proc_pipe_reg: process(clk, xin, hin, mult_pipe(0))
begin
mult_pipe(0) <= resize(xin * hin, mult_pipe(0));
if rising_edge(clk) then