git-svn-id: http://moon:8086/svn/vhdl/trunk@1429 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
2021-03-21 12:04:37 +00:00
parent 9edf6a70af
commit 2f7ab91e0d
116 changed files with 50542 additions and 0 deletions
+1
View File
@@ -0,0 +1 @@
vhdl work "d_ff.vhd"
Binary file not shown.
@@ -0,0 +1 @@
work
@@ -0,0 +1,2 @@
vhdl work "d_ff.vhd"
vhdl work "eval_synch_top.vhd"
@@ -0,0 +1,14 @@
## NOTE: Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sat Oct 08 13:45:11 Westeuropäische Sommerzeit 2005
##
vlib work
vcom -93 -explicit d_ff.vhd
vcom -93 -explicit eval_synch_top.vhd
vcom -93 -explicit tb_eval_synch.vhd
vsim -t 1ps -lib work tb_eval_synch_vhd
do {tb_eval_synch_vhd.udo}
view wave
add wave *
view structure
view signals
run 1000ns
@@ -0,0 +1,4 @@
-- ProjNav VHDL simulation template: tb_eval_synch_vhd.udo
-- You may edit this file after the line that starts with
-- '-- START' to customize your simulation
-- START user-defined simulation commands