From 2f7ab91e0d06abd5af63972e2685c1870d9a0701 Mon Sep 17 00:00:00 2001 From: Jens Ahrensfeld Date: Sun, 21 Mar 2021 12:04:37 +0000 Subject: [PATCH] - added git-svn-id: http://moon:8086/svn/vhdl/trunk@1429 cc03376c-175c-47c8-b038-4cd826a8556b --- projects/Eval_VConfig/pepExtractor.prj | 1 + projects/Eval_VConfig/sim.do | 5 + projects/Eval_VConfig/vconfig.ldo | 10 + projects/Eval_VConfig/vconfig.lso | 1 + projects/Eval_VConfig/vconfig.prj | 1 + projects/Eval_VConfig/vconfig.vhd | 9236 +++++++ projects/Eval_VConfig/vconfig.vhdl | 183 + projects/Eval_VConfig/vconfig_locked.ucf | 54 + projects/Eval_VConfig/vconfig_tb.fdo | 13 + projects/Eval_VConfig/vconfig_tb.tdo | 15 + projects/Eval_VConfig/vconfig_tb.udo | 4 + projects/Eval_VConfig/vconfig_tb.vhd | 129 + projects/Eval_VConfig/vconfig_timesim.vhd | 21777 ++++++++++++++++ projects/Eval_VConfig/wave.do | 40 + projects/eval_dmux/eval_dmux.ise | Bin 0 -> 458083 bytes projects/eval_dmux/main_top.lso | 1 + projects/eval_dmux/main_top.prj | 1 + projects/eval_dmux/main_top.vhdl | 86 + projects/eval_dmux/main_top.xst | 53 + .../eval_dmux/main_top_main_top_tb_vhd_tb.fdo | 13 + .../eval_dmux/main_top_main_top_tb_vhd_tb.ndo | 15 + .../eval_dmux/main_top_main_top_tb_vhd_tb.tdo | 15 + .../eval_dmux/main_top_main_top_tb_vhd_tb.udo | 4 + projects/eval_dmux/main_top_tb.vhd | 134 + projects/eval_dmux/main_top_timesim.vhd | 7856 ++++++ projects/eval_dmux/main_top_translate.vhd | 3922 +++ projects/eval_dmux/pepExtractor.prj | 1 + projects/eval_dmux/wave.do | 28 + projects/eval_fixed_ja/Makefile | 50 + .../eval_fixed_ja/ise81/eval_fixed_ja.lso | 1 + .../eval_fixed_ja/ise81/eval_fixed_ja.prj | 2 + .../eval_fixed_ja/ise81/eval_fixed_ja.xst | 55 + .../eval_fixed_ja/ise81/eval_fixed_ja_syn.ise | Bin 0 -> 487090 bytes .../ise81/tb_eval_fixed_ja_vhd.fdo | 15 + .../ise81/tb_eval_fixed_ja_vhd.udo | 4 + projects/eval_fixed_ja/ise91/eval_fixed.ise | Bin 0 -> 263229 bytes .../eval_fixed_ja/ise91/eval_fixed_ja.lso | 1 + .../eval_fixed_ja/ise91/eval_fixed_ja.prj | 2 + .../eval_fixed_ja/ise91/eval_fixed_ja.xst | 59 + .../ise91/eval_fixed_ja_vhdl.prj | 2 + .../ise91/tb_eval_fixed_ja_vhd.fdo | 15 + .../ise91/tb_eval_fixed_ja_vhd.ndo | 15 + .../ise91/tb_eval_fixed_ja_vhd.udo | 4 + projects/eval_fixed_ja/make.do | 12 + .../quartus/eval_fixed_ja.out.sdc | 107 + .../eval_fixed_ja/quartus/eval_fixed_ja.qpf | 23 + .../eval_fixed_ja/quartus/eval_fixed_ja.qsf | 47 + .../eval_fixed_ja/quartus/eval_fixed_ja.qws | 29 + .../eval_fixed_ja/quartus/eval_fixed_ja.sdc | 56 + projects/eval_fixed_ja/result.txt | 876 + projects/eval_fixed_ja/src/eval_fixed_ja.vhd | 89 + .../eval_fixed_ja/src/eval_fixed_ja_syn.vhd | 80 + .../eval_fixed_ja/src/tb_eval_fixed_ja.vhd | 1033 + .../src/tb_eval_fixed_ja_syn.vhd | 104 + projects/eval_fixed_ja/sum_test_s.txt | 512 + projects/eval_fixed_ja/sum_test_u.txt | 256 + projects/eval_fixed_ja/tb_eval_fixed_ja.fdo | 12 + projects/eval_fixed_ja/tb_results.m | 14 + .../eval_gray_counter/eval_gray_counter.ise | Bin 0 -> 275514 bytes projects/eval_gray_counter/fifo_ctrl_pkg.vhd | 43 + projects/eval_gray_counter/top.lso | 1 + projects/eval_gray_counter/top.prj | 3 + projects/eval_gray_counter/top.vhd | 60 + projects/eval_gray_counter/top.xst | 59 + projects/eval_gray_counter/top_vhdl.prj | 3 + projects/eval_sync/ise/d_ff.prj | 1 + projects/eval_sync/ise/eval_sync.ise | Bin 0 -> 4578 bytes projects/eval_sync/ise/eval_synch_top.lso | 1 + projects/eval_sync/ise/eval_synch_top.prj | 2 + projects/eval_sync/ise/tb_eval_synch_vhd.fdo | 14 + projects/eval_sync/ise/tb_eval_synch_vhd.udo | 4 + projects/eval_sync/src/d_ff.vhd | 53 + projects/eval_sync/src/eval_synch_top.vhd | 71 + projects/eval_sync/src/tb_eval_synch.vhd | 106 + projects/eval_timingconstraint/main_top.lso | 1 + projects/eval_timingconstraint/main_top.prj | 1 + projects/eval_timingconstraint/main_top.ucf | 8 + projects/eval_timingconstraint/main_top.vhdl | 92 + .../main_top_main_top_tb_vhd_tb.fdo | 13 + .../main_top_main_top_tb_vhd_tb.tdo | 15 + .../main_top_main_top_tb_vhd_tb.udo | 4 + .../eval_timingconstraint/main_top_tb.vhd | 74 + .../main_top_timesim.vhd | 432 + .../eval_timingconstraint/main_top_vhdl.prj | 1 + .../eval_timingconstraint/pepExtractor.prj | 1 + projects/eval_twoclocks/eval2clk.lso | 1 + projects/eval_twoclocks/eval2clk.prj | 1 + projects/eval_twoclocks/eval2clk_tb.fdo | 13 + projects/eval_twoclocks/eval2clk_tb.tdo | 15 + projects/eval_twoclocks/eval2clk_tb.udo | 4 + projects/eval_twoclocks/eval2clk_tb.vhd | 67 + projects/eval_twoclocks/eval2clk_timesim.vhd | 1494 ++ projects/eval_twoclocks/pepExtractor.prj | 1 + projects/eval_twoclocks/vconfig.vhdl | 62 + projects/eval_twoclocks/vconfig_tb.vhd | 67 + projects/hpi_reg/ise/bitgen.ut | 34 + projects/hpi_reg/ise/hpi_reg.ise | Bin 0 -> 586015 bytes projects/hpi_reg/ise/hpi_reg_top.lso | 1 + projects/hpi_reg/ise/hpi_reg_top.prj | 2 + projects/hpi_reg/ise/hpi_reg_top.ut | 34 + projects/hpi_reg/ise/hpi_reg_top.xst | 55 + projects/hpi_reg/ise/oneshot.lso | 1 + projects/hpi_reg/ise/oneshot.prj | 1 + projects/hpi_reg/ise/pepExtractor.prj | 1 + projects/hpi_reg/ise/system.ucf | 112 + projects/hpi_reg/src/hpi_reg_top.vhd | 117 + projects/jtag_test/ise/_impact.cmd | 27 + projects/jtag_test/ise/jtag_test.ipf | Bin 0 -> 3216 bytes projects/jtag_test/ise/jtag_test.ise | Bin 0 -> 586284 bytes projects/jtag_test/ise/jtag_test.lso | 1 + projects/jtag_test/ise/jtag_test.prj | 1 + projects/jtag_test/ise/jtag_test.ut | 34 + projects/jtag_test/ise/jtag_test.vhd | 122 + projects/jtag_test/ise/jtag_test.xst | 55 + projects/jtag_test/ise/system.ucf | 40 + projects/jtag_test/v4_test.tcl | 43 + 116 files changed, 50542 insertions(+) create mode 100644 projects/Eval_VConfig/pepExtractor.prj create mode 100644 projects/Eval_VConfig/sim.do create mode 100644 projects/Eval_VConfig/vconfig.ldo create mode 100644 projects/Eval_VConfig/vconfig.lso create mode 100644 projects/Eval_VConfig/vconfig.prj create mode 100644 projects/Eval_VConfig/vconfig.vhd create mode 100644 projects/Eval_VConfig/vconfig.vhdl create mode 100644 projects/Eval_VConfig/vconfig_locked.ucf create mode 100644 projects/Eval_VConfig/vconfig_tb.fdo create mode 100644 projects/Eval_VConfig/vconfig_tb.tdo create mode 100644 projects/Eval_VConfig/vconfig_tb.udo create mode 100644 projects/Eval_VConfig/vconfig_tb.vhd create mode 100644 projects/Eval_VConfig/vconfig_timesim.vhd create mode 100644 projects/Eval_VConfig/wave.do create mode 100644 projects/eval_dmux/eval_dmux.ise create mode 100644 projects/eval_dmux/main_top.lso create mode 100644 projects/eval_dmux/main_top.prj create mode 100644 projects/eval_dmux/main_top.vhdl create mode 100644 projects/eval_dmux/main_top.xst create mode 100644 projects/eval_dmux/main_top_main_top_tb_vhd_tb.fdo create mode 100644 projects/eval_dmux/main_top_main_top_tb_vhd_tb.ndo create mode 100644 projects/eval_dmux/main_top_main_top_tb_vhd_tb.tdo create mode 100644 projects/eval_dmux/main_top_main_top_tb_vhd_tb.udo create mode 100644 projects/eval_dmux/main_top_tb.vhd create mode 100644 projects/eval_dmux/main_top_timesim.vhd create mode 100644 projects/eval_dmux/main_top_translate.vhd create mode 100644 projects/eval_dmux/pepExtractor.prj create mode 100644 projects/eval_dmux/wave.do create mode 100644 projects/eval_fixed_ja/Makefile create mode 100644 projects/eval_fixed_ja/ise81/eval_fixed_ja.lso create mode 100644 projects/eval_fixed_ja/ise81/eval_fixed_ja.prj create mode 100644 projects/eval_fixed_ja/ise81/eval_fixed_ja.xst create mode 100644 projects/eval_fixed_ja/ise81/eval_fixed_ja_syn.ise create mode 100644 projects/eval_fixed_ja/ise81/tb_eval_fixed_ja_vhd.fdo create mode 100644 projects/eval_fixed_ja/ise81/tb_eval_fixed_ja_vhd.udo create mode 100644 projects/eval_fixed_ja/ise91/eval_fixed.ise create mode 100644 projects/eval_fixed_ja/ise91/eval_fixed_ja.lso create mode 100644 projects/eval_fixed_ja/ise91/eval_fixed_ja.prj create mode 100644 projects/eval_fixed_ja/ise91/eval_fixed_ja.xst create mode 100644 projects/eval_fixed_ja/ise91/eval_fixed_ja_vhdl.prj create mode 100644 projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.fdo create mode 100644 projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.ndo create mode 100644 projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.udo create mode 100644 projects/eval_fixed_ja/make.do create mode 100644 projects/eval_fixed_ja/quartus/eval_fixed_ja.out.sdc create mode 100644 projects/eval_fixed_ja/quartus/eval_fixed_ja.qpf create mode 100644 projects/eval_fixed_ja/quartus/eval_fixed_ja.qsf create mode 100644 projects/eval_fixed_ja/quartus/eval_fixed_ja.qws create mode 100644 projects/eval_fixed_ja/quartus/eval_fixed_ja.sdc create mode 100644 projects/eval_fixed_ja/result.txt create mode 100644 projects/eval_fixed_ja/src/eval_fixed_ja.vhd create mode 100644 projects/eval_fixed_ja/src/eval_fixed_ja_syn.vhd create mode 100644 projects/eval_fixed_ja/src/tb_eval_fixed_ja.vhd create mode 100644 projects/eval_fixed_ja/src/tb_eval_fixed_ja_syn.vhd create mode 100644 projects/eval_fixed_ja/sum_test_s.txt create mode 100644 projects/eval_fixed_ja/sum_test_u.txt create mode 100644 projects/eval_fixed_ja/tb_eval_fixed_ja.fdo create mode 100644 projects/eval_fixed_ja/tb_results.m create mode 100644 projects/eval_gray_counter/eval_gray_counter.ise create mode 100644 projects/eval_gray_counter/fifo_ctrl_pkg.vhd create mode 100644 projects/eval_gray_counter/top.lso create mode 100644 projects/eval_gray_counter/top.prj create mode 100644 projects/eval_gray_counter/top.vhd create mode 100644 projects/eval_gray_counter/top.xst create mode 100644 projects/eval_gray_counter/top_vhdl.prj create mode 100644 projects/eval_sync/ise/d_ff.prj create mode 100644 projects/eval_sync/ise/eval_sync.ise create mode 100644 projects/eval_sync/ise/eval_synch_top.lso create mode 100644 projects/eval_sync/ise/eval_synch_top.prj create mode 100644 projects/eval_sync/ise/tb_eval_synch_vhd.fdo create mode 100644 projects/eval_sync/ise/tb_eval_synch_vhd.udo create mode 100644 projects/eval_sync/src/d_ff.vhd create mode 100644 projects/eval_sync/src/eval_synch_top.vhd create mode 100644 projects/eval_sync/src/tb_eval_synch.vhd create mode 100644 projects/eval_timingconstraint/main_top.lso create mode 100644 projects/eval_timingconstraint/main_top.prj create mode 100644 projects/eval_timingconstraint/main_top.ucf create mode 100644 projects/eval_timingconstraint/main_top.vhdl create mode 100644 projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.fdo create mode 100644 projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.tdo create mode 100644 projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.udo create mode 100644 projects/eval_timingconstraint/main_top_tb.vhd create mode 100644 projects/eval_timingconstraint/main_top_timesim.vhd create mode 100644 projects/eval_timingconstraint/main_top_vhdl.prj create mode 100644 projects/eval_timingconstraint/pepExtractor.prj create mode 100644 projects/eval_twoclocks/eval2clk.lso create mode 100644 projects/eval_twoclocks/eval2clk.prj create mode 100644 projects/eval_twoclocks/eval2clk_tb.fdo create mode 100644 projects/eval_twoclocks/eval2clk_tb.tdo create mode 100644 projects/eval_twoclocks/eval2clk_tb.udo create mode 100644 projects/eval_twoclocks/eval2clk_tb.vhd create mode 100644 projects/eval_twoclocks/eval2clk_timesim.vhd create mode 100644 projects/eval_twoclocks/pepExtractor.prj create mode 100644 projects/eval_twoclocks/vconfig.vhdl create mode 100644 projects/eval_twoclocks/vconfig_tb.vhd create mode 100644 projects/hpi_reg/ise/bitgen.ut create mode 100644 projects/hpi_reg/ise/hpi_reg.ise create mode 100644 projects/hpi_reg/ise/hpi_reg_top.lso create mode 100644 projects/hpi_reg/ise/hpi_reg_top.prj create mode 100644 projects/hpi_reg/ise/hpi_reg_top.ut create mode 100644 projects/hpi_reg/ise/hpi_reg_top.xst create mode 100644 projects/hpi_reg/ise/oneshot.lso create mode 100644 projects/hpi_reg/ise/oneshot.prj create mode 100644 projects/hpi_reg/ise/pepExtractor.prj create mode 100644 projects/hpi_reg/ise/system.ucf create mode 100644 projects/hpi_reg/src/hpi_reg_top.vhd create mode 100644 projects/jtag_test/ise/_impact.cmd create mode 100644 projects/jtag_test/ise/jtag_test.ipf create mode 100644 projects/jtag_test/ise/jtag_test.ise create mode 100644 projects/jtag_test/ise/jtag_test.lso create mode 100644 projects/jtag_test/ise/jtag_test.prj create mode 100644 projects/jtag_test/ise/jtag_test.ut create mode 100644 projects/jtag_test/ise/jtag_test.vhd create mode 100644 projects/jtag_test/ise/jtag_test.xst create mode 100644 projects/jtag_test/ise/system.ucf create mode 100644 projects/jtag_test/v4_test.tcl diff --git a/projects/Eval_VConfig/pepExtractor.prj b/projects/Eval_VConfig/pepExtractor.prj new file mode 100644 index 0000000..bae7e2a --- /dev/null +++ b/projects/Eval_VConfig/pepExtractor.prj @@ -0,0 +1 @@ +work vconfig.vhdl diff --git a/projects/Eval_VConfig/sim.do b/projects/Eval_VConfig/sim.do new file mode 100644 index 0000000..5937eb7 --- /dev/null +++ b/projects/Eval_VConfig/sim.do @@ -0,0 +1,5 @@ +do vconfig_tb.fdo +delete wave * +do wave.do +restart -force +run 6000ns -all \ No newline at end of file diff --git a/projects/Eval_VConfig/vconfig.ldo b/projects/Eval_VConfig/vconfig.ldo new file mode 100644 index 0000000..278d0a7 --- /dev/null +++ b/projects/Eval_VConfig/vconfig.ldo @@ -0,0 +1,10 @@ +# Auto generated by Project Navigator for Modelsim +vlib work + +vcom -93 -explicit vconfig.vhdl +## You need to generate your own stimuli +vsim -t 1ps vconfig +view wave +add wave * +view structure +view signals diff --git a/projects/Eval_VConfig/vconfig.lso b/projects/Eval_VConfig/vconfig.lso new file mode 100644 index 0000000..22de730 --- /dev/null +++ b/projects/Eval_VConfig/vconfig.lso @@ -0,0 +1 @@ +work diff --git a/projects/Eval_VConfig/vconfig.prj b/projects/Eval_VConfig/vconfig.prj new file mode 100644 index 0000000..b46a177 --- /dev/null +++ b/projects/Eval_VConfig/vconfig.prj @@ -0,0 +1 @@ +vhdl work vconfig.vhdl diff --git a/projects/Eval_VConfig/vconfig.vhd b/projects/Eval_VConfig/vconfig.vhd new file mode 100644 index 0000000..048cd0b --- /dev/null +++ b/projects/Eval_VConfig/vconfig.vhd @@ -0,0 +1,9236 @@ +-- Xilinx Vhdl netlist produced by netgen application (version G.30) +-- Command : -rpw 100 -ar Structure -xon true -w -ofmt vhdl -sim vconfig.nga vconfig.vhd +-- Input file : vconfig.nga +-- Output file : vconfig.vhd +-- Design name : vconfig.nga +-- # of Entities : 1 +-- Xilinx : D:/Xilinx +-- Device : XC95288XL-6-TQ144 (Speed File: Version 3.0) + +-- This vhdl netlist is a simulation model and uses simulation +-- primitives which may not represent the true implementation of the +-- device, however the netlist is functionally correct and should not +-- be modified. This file cannot be synthesized and should only be used +-- with supported simulation tools. + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library SIMPRIM; +use SIMPRIM.VCOMPONENTS.ALL; +use SIMPRIM.VPACKAGE.ALL; + +entity vconfig is + port ( + nINIT_B : in STD_LOGIC := 'X'; + LOAD : in STD_LOGIC := 'X'; + RES : in STD_LOGIC := 'X'; + DONE : in STD_LOGIC := 'X'; + CLK : in STD_LOGIC := 'X'; + DOUT : out STD_LOGIC; + VCLK : out STD_LOGIC; + DIN : in STD_LOGIC_VECTOR ( 31 downto 0 ); + VCLK_PRESCALE : in STD_LOGIC_VECTOR ( 5 downto 0 ) + ); +end vconfig; + +architecture Structure of vconfig is + signal FOEIO_1 : STD_LOGIC; + signal LOAD_IBUF : STD_LOGIC; + signal DIN_31_IBUF : STD_LOGIC; + signal RES_IBUF : STD_LOGIC; + signal DONE_IBUF : STD_LOGIC; + signal FCLKIO_0 : STD_LOGIC; + signal VCLK_PRESCALE_0_IBUF : STD_LOGIC; + signal VCLK_PRESCALE_4_IBUF : STD_LOGIC; + signal VCLK_PRESCALE_1_IBUF : STD_LOGIC; + signal VCLK_PRESCALE_2_IBUF : STD_LOGIC; + signal VCLK_PRESCALE_3_IBUF : STD_LOGIC; + signal DIN_0_IBUF : STD_LOGIC; + signal DIN_10_IBUF : STD_LOGIC; + signal DIN_11_IBUF : STD_LOGIC; + signal DIN_12_IBUF : STD_LOGIC; + signal DIN_13_IBUF : STD_LOGIC; + signal DIN_14_IBUF : STD_LOGIC; + signal DIN_15_IBUF : STD_LOGIC; + signal DIN_16_IBUF : STD_LOGIC; + signal DIN_17_IBUF : STD_LOGIC; + signal DIN_18_IBUF : STD_LOGIC; + signal DIN_19_IBUF : STD_LOGIC; + signal DIN_1_IBUF : STD_LOGIC; + signal DIN_20_IBUF : STD_LOGIC; + signal DIN_21_IBUF : STD_LOGIC; + signal DIN_22_IBUF : STD_LOGIC; + signal DIN_23_IBUF : STD_LOGIC; + signal DIN_24_IBUF : STD_LOGIC; + signal DIN_25_IBUF : STD_LOGIC; + signal DIN_26_IBUF : STD_LOGIC; + signal DIN_27_IBUF : STD_LOGIC; + signal DIN_28_IBUF : STD_LOGIC; + signal DIN_29_IBUF : STD_LOGIC; + signal DIN_2_IBUF : STD_LOGIC; + signal DIN_30_IBUF : STD_LOGIC; + signal DIN_3_IBUF : STD_LOGIC; + signal DIN_4_IBUF : STD_LOGIC; + signal DIN_5_IBUF : STD_LOGIC; + signal DIN_6_IBUF : STD_LOGIC; + signal DIN_7_IBUF : STD_LOGIC; + signal DIN_8_IBUF : STD_LOGIC; + signal DIN_9_IBUF : STD_LOGIC; + signal VCLK_PRESCALE_5_IBUF : STD_LOGIC; + signal REG_31_Q : STD_LOGIC; + signal REG_31_OE : STD_LOGIC; + signal VCLK_OBUF_Q : STD_LOGIC; + signal REG_31_Q_0 : STD_LOGIC; + signal REG_31_BUFOE_OUT : STD_LOGIC; + signal REG_31_D : STD_LOGIC; + signal REG_31_tsimcreated_xor_Q : STD_LOGIC; + signal REG_31_RSTF : STD_LOGIC; + signal REG_31_SETF : STD_LOGIC; + signal REG_31_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal PRLD : STD_LOGIC; + signal REG_31_tsimcreated_prld_Q : STD_LOGIC; + signal REG_31_CLKF : STD_LOGIC; + signal Vcc : STD_LOGIC; + signal REG_31_D1 : STD_LOGIC; + signal REG_31_D2 : STD_LOGIC; + signal SHIFT_EN : STD_LOGIC; + signal SREG_IS_EMPTY : STD_LOGIC; + signal REG_31_D2_PT_0 : STD_LOGIC; + signal REG_31_D2_PT_1 : STD_LOGIC; + signal SCLK : STD_LOGIC; + signal SHIFT_EN_Q : STD_LOGIC; + signal SHIFT_EN_RSTF : STD_LOGIC; + signal SHIFT_EN_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_EN_D : STD_LOGIC; + signal SHIFT_EN_CLKF : STD_LOGIC; + signal Gnd : STD_LOGIC; + signal SHIFT_EN_CE : STD_LOGIC; + signal SHIFT_EN_D1 : STD_LOGIC; + signal SHIFT_EN_D2 : STD_LOGIC; + signal count_0_Q : STD_LOGIC; + signal count_0_RSTF : STD_LOGIC; + signal count_0_SETF : STD_LOGIC; + signal count_0_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_0_tsimcreated_prld_Q : STD_LOGIC; + signal count_0_D : STD_LOGIC; + signal count_0_D1 : STD_LOGIC; + signal count_0_D2 : STD_LOGIC; + signal count_0_D2_PT_0 : STD_LOGIC; + signal count_0_D2_PT_1 : STD_LOGIC; + signal count_0_D2_PT_2 : STD_LOGIC; + signal count_4_Q : STD_LOGIC; + signal count_4_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal count_4_EXP : STD_LOGIC; + signal count_4_D : STD_LOGIC; + signal count_4_tsimcreated_xor_Q : STD_LOGIC; + signal count_4_RSTF : STD_LOGIC; + signal count_4_SETF : STD_LOGIC; + signal count_4_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_4_tsimcreated_prld_Q : STD_LOGIC; + signal count_4_D1 : STD_LOGIC; + signal count_4_D2 : STD_LOGIC; + signal EXP19_EXP : STD_LOGIC; + signal count_4_D2_PT_0 : STD_LOGIC; + signal count_4_D2_PT_1 : STD_LOGIC; + signal count_4_D2_PT_2 : STD_LOGIC; + signal count_1_Q : STD_LOGIC; + signal count_1_RSTF : STD_LOGIC; + signal count_1_SETF : STD_LOGIC; + signal count_1_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_1_tsimcreated_prld_Q : STD_LOGIC; + signal count_1_D : STD_LOGIC; + signal count_1_D1 : STD_LOGIC; + signal count_1_D2 : STD_LOGIC; + signal count_5_EXP : STD_LOGIC; + signal count_1_D2_PT_0 : STD_LOGIC; + signal count_1_D2_PT_1 : STD_LOGIC; + signal count_1_D2_PT_2 : STD_LOGIC; + signal count_1_D2_PT_3 : STD_LOGIC; + signal count_2_Q : STD_LOGIC; + signal count_2_RSTF : STD_LOGIC; + signal count_2_SETF : STD_LOGIC; + signal count_2_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_2_tsimcreated_prld_Q : STD_LOGIC; + signal count_2_D : STD_LOGIC; + signal count_2_D1 : STD_LOGIC; + signal count_2_D2 : STD_LOGIC; + signal count_2_D2_PT_0 : STD_LOGIC; + signal count_3_EXP : STD_LOGIC; + signal count_2_D2_PT_1 : STD_LOGIC; + signal count_2_D2_PT_2 : STD_LOGIC; + signal count_2_D2_PT_3 : STD_LOGIC; + signal count_2_D2_PT_4 : STD_LOGIC; + signal count_3_Q : STD_LOGIC; + signal count_3_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal count_3_RSTF : STD_LOGIC; + signal count_3_SETF : STD_LOGIC; + signal count_3_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_3_tsimcreated_prld_Q : STD_LOGIC; + signal count_3_D : STD_LOGIC; + signal count_3_D1 : STD_LOGIC; + signal count_3_D2 : STD_LOGIC; + signal EXP20_EXP : STD_LOGIC; + signal count_3_D2_PT_0 : STD_LOGIC; + signal count_3_D2_PT_1 : STD_LOGIC; + signal count_3_D2_PT_2 : STD_LOGIC; + signal REG_0_Q : STD_LOGIC; + signal REG_0_D : STD_LOGIC; + signal REG_0_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_RSTF : STD_LOGIC; + signal REG_0_SETF : STD_LOGIC; + signal REG_0_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_CLKF : STD_LOGIC; + signal REG_0_D1 : STD_LOGIC; + signal REG_0_D2 : STD_LOGIC; + signal REG_10_Q : STD_LOGIC; + signal REG_10_D : STD_LOGIC; + signal REG_10_tsimcreated_xor_Q : STD_LOGIC; + signal REG_10_RSTF : STD_LOGIC; + signal REG_10_SETF : STD_LOGIC; + signal REG_10_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_10_tsimcreated_prld_Q : STD_LOGIC; + signal REG_10_CLKF : STD_LOGIC; + signal REG_10_D1 : STD_LOGIC; + signal REG_10_D2 : STD_LOGIC; + signal REG_10_D2_PT_0 : STD_LOGIC; + signal REG_10_D2_PT_1 : STD_LOGIC; + signal REG_11_Q : STD_LOGIC; + signal REG_11_D : STD_LOGIC; + signal REG_11_tsimcreated_xor_Q : STD_LOGIC; + signal REG_11_RSTF : STD_LOGIC; + signal REG_11_SETF : STD_LOGIC; + signal REG_11_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_11_tsimcreated_prld_Q : STD_LOGIC; + signal REG_11_CLKF : STD_LOGIC; + signal REG_11_D1 : STD_LOGIC; + signal REG_11_D2 : STD_LOGIC; + signal REG_11_D2_PT_0 : STD_LOGIC; + signal REG_11_D2_PT_1 : STD_LOGIC; + signal REG_12_Q : STD_LOGIC; + signal REG_12_D : STD_LOGIC; + signal REG_12_tsimcreated_xor_Q : STD_LOGIC; + signal REG_12_RSTF : STD_LOGIC; + signal REG_12_SETF : STD_LOGIC; + signal REG_12_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_12_tsimcreated_prld_Q : STD_LOGIC; + signal REG_12_CLKF : STD_LOGIC; + signal REG_12_D1 : STD_LOGIC; + signal REG_12_D2 : STD_LOGIC; + signal REG_12_D2_PT_0 : STD_LOGIC; + signal REG_12_D2_PT_1 : STD_LOGIC; + signal REG_13_Q : STD_LOGIC; + signal REG_13_D : STD_LOGIC; + signal REG_13_tsimcreated_xor_Q : STD_LOGIC; + signal REG_13_RSTF : STD_LOGIC; + signal REG_13_SETF : STD_LOGIC; + signal REG_13_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_13_tsimcreated_prld_Q : STD_LOGIC; + signal REG_13_CLKF : STD_LOGIC; + signal REG_13_D1 : STD_LOGIC; + signal REG_13_D2 : STD_LOGIC; + signal REG_13_D2_PT_0 : STD_LOGIC; + signal REG_13_D2_PT_1 : STD_LOGIC; + signal REG_14_Q : STD_LOGIC; + signal REG_14_D : STD_LOGIC; + signal REG_14_tsimcreated_xor_Q : STD_LOGIC; + signal REG_14_RSTF : STD_LOGIC; + signal REG_14_SETF : STD_LOGIC; + signal REG_14_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_14_tsimcreated_prld_Q : STD_LOGIC; + signal REG_14_CLKF : STD_LOGIC; + signal REG_14_D1 : STD_LOGIC; + signal REG_14_D2 : STD_LOGIC; + signal REG_14_D2_PT_0 : STD_LOGIC; + signal REG_14_D2_PT_1 : STD_LOGIC; + signal REG_15_Q : STD_LOGIC; + signal REG_15_D : STD_LOGIC; + signal REG_15_tsimcreated_xor_Q : STD_LOGIC; + signal REG_15_RSTF : STD_LOGIC; + signal REG_15_SETF : STD_LOGIC; + signal REG_15_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_15_tsimcreated_prld_Q : STD_LOGIC; + signal REG_15_CLKF : STD_LOGIC; + signal REG_15_D1 : STD_LOGIC; + signal REG_15_D2 : STD_LOGIC; + signal REG_15_D2_PT_0 : STD_LOGIC; + signal REG_15_D2_PT_1 : STD_LOGIC; + signal REG_16_Q : STD_LOGIC; + signal REG_16_D : STD_LOGIC; + signal REG_16_tsimcreated_xor_Q : STD_LOGIC; + signal REG_16_RSTF : STD_LOGIC; + signal REG_16_SETF : STD_LOGIC; + signal REG_16_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_16_tsimcreated_prld_Q : STD_LOGIC; + signal REG_16_CLKF : STD_LOGIC; + signal REG_16_D1 : STD_LOGIC; + signal REG_16_D2 : STD_LOGIC; + signal REG_16_D2_PT_0 : STD_LOGIC; + signal REG_16_D2_PT_1 : STD_LOGIC; + signal REG_17_Q : STD_LOGIC; + signal REG_17_D : STD_LOGIC; + signal REG_17_tsimcreated_xor_Q : STD_LOGIC; + signal REG_17_RSTF : STD_LOGIC; + signal REG_17_SETF : STD_LOGIC; + signal REG_17_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_17_tsimcreated_prld_Q : STD_LOGIC; + signal REG_17_CLKF : STD_LOGIC; + signal REG_17_D1 : STD_LOGIC; + signal REG_17_D2 : STD_LOGIC; + signal REG_17_D2_PT_0 : STD_LOGIC; + signal REG_17_D2_PT_1 : STD_LOGIC; + signal REG_18_Q : STD_LOGIC; + signal REG_18_D : STD_LOGIC; + signal REG_18_tsimcreated_xor_Q : STD_LOGIC; + signal REG_18_RSTF : STD_LOGIC; + signal REG_18_SETF : STD_LOGIC; + signal REG_18_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_18_tsimcreated_prld_Q : STD_LOGIC; + signal REG_18_CLKF : STD_LOGIC; + signal REG_18_D1 : STD_LOGIC; + signal REG_18_D2 : STD_LOGIC; + signal REG_18_D2_PT_0 : STD_LOGIC; + signal REG_18_D2_PT_1 : STD_LOGIC; + signal REG_19_Q : STD_LOGIC; + signal REG_19_D : STD_LOGIC; + signal REG_19_tsimcreated_xor_Q : STD_LOGIC; + signal REG_19_RSTF : STD_LOGIC; + signal REG_19_SETF : STD_LOGIC; + signal REG_19_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_19_tsimcreated_prld_Q : STD_LOGIC; + signal REG_19_CLKF : STD_LOGIC; + signal REG_19_D1 : STD_LOGIC; + signal REG_19_D2 : STD_LOGIC; + signal REG_19_D2_PT_0 : STD_LOGIC; + signal REG_19_D2_PT_1 : STD_LOGIC; + signal REG_1_Q : STD_LOGIC; + signal REG_1_D : STD_LOGIC; + signal REG_1_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_RSTF : STD_LOGIC; + signal REG_1_SETF : STD_LOGIC; + signal REG_1_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_CLKF : STD_LOGIC; + signal REG_1_D1 : STD_LOGIC; + signal REG_1_D2 : STD_LOGIC; + signal REG_1_D2_PT_0 : STD_LOGIC; + signal REG_1_D2_PT_1 : STD_LOGIC; + signal REG_20_Q : STD_LOGIC; + signal REG_20_D : STD_LOGIC; + signal REG_20_tsimcreated_xor_Q : STD_LOGIC; + signal REG_20_RSTF : STD_LOGIC; + signal REG_20_SETF : STD_LOGIC; + signal REG_20_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_20_tsimcreated_prld_Q : STD_LOGIC; + signal REG_20_CLKF : STD_LOGIC; + signal REG_20_D1 : STD_LOGIC; + signal REG_20_D2 : STD_LOGIC; + signal REG_20_D2_PT_0 : STD_LOGIC; + signal REG_20_D2_PT_1 : STD_LOGIC; + signal REG_21_Q : STD_LOGIC; + signal REG_21_D : STD_LOGIC; + signal REG_21_tsimcreated_xor_Q : STD_LOGIC; + signal REG_21_RSTF : STD_LOGIC; + signal REG_21_SETF : STD_LOGIC; + signal REG_21_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_21_tsimcreated_prld_Q : STD_LOGIC; + signal REG_21_CLKF : STD_LOGIC; + signal REG_21_D1 : STD_LOGIC; + signal REG_21_D2 : STD_LOGIC; + signal REG_21_D2_PT_0 : STD_LOGIC; + signal REG_21_D2_PT_1 : STD_LOGIC; + signal REG_22_Q : STD_LOGIC; + signal REG_22_D : STD_LOGIC; + signal REG_22_tsimcreated_xor_Q : STD_LOGIC; + signal REG_22_RSTF : STD_LOGIC; + signal REG_22_SETF : STD_LOGIC; + signal REG_22_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_22_tsimcreated_prld_Q : STD_LOGIC; + signal REG_22_CLKF : STD_LOGIC; + signal REG_22_D1 : STD_LOGIC; + signal REG_22_D2 : STD_LOGIC; + signal REG_22_D2_PT_0 : STD_LOGIC; + signal REG_22_D2_PT_1 : STD_LOGIC; + signal REG_23_Q : STD_LOGIC; + signal REG_23_D : STD_LOGIC; + signal REG_23_tsimcreated_xor_Q : STD_LOGIC; + signal REG_23_RSTF : STD_LOGIC; + signal REG_23_SETF : STD_LOGIC; + signal REG_23_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_23_tsimcreated_prld_Q : STD_LOGIC; + signal REG_23_CLKF : STD_LOGIC; + signal REG_23_D1 : STD_LOGIC; + signal REG_23_D2 : STD_LOGIC; + signal REG_23_D2_PT_0 : STD_LOGIC; + signal REG_23_D2_PT_1 : STD_LOGIC; + signal REG_24_Q : STD_LOGIC; + signal REG_24_D : STD_LOGIC; + signal REG_24_tsimcreated_xor_Q : STD_LOGIC; + signal REG_24_RSTF : STD_LOGIC; + signal REG_24_SETF : STD_LOGIC; + signal REG_24_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_24_tsimcreated_prld_Q : STD_LOGIC; + signal REG_24_CLKF : STD_LOGIC; + signal REG_24_D1 : STD_LOGIC; + signal REG_24_D2 : STD_LOGIC; + signal REG_24_D2_PT_0 : STD_LOGIC; + signal REG_24_D2_PT_1 : STD_LOGIC; + signal REG_25_Q : STD_LOGIC; + signal REG_25_D : STD_LOGIC; + signal REG_25_tsimcreated_xor_Q : STD_LOGIC; + signal REG_25_RSTF : STD_LOGIC; + signal REG_25_SETF : STD_LOGIC; + signal REG_25_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_25_tsimcreated_prld_Q : STD_LOGIC; + signal REG_25_CLKF : STD_LOGIC; + signal REG_25_D1 : STD_LOGIC; + signal REG_25_D2 : STD_LOGIC; + signal REG_25_D2_PT_0 : STD_LOGIC; + signal REG_25_D2_PT_1 : STD_LOGIC; + signal REG_26_Q : STD_LOGIC; + signal REG_26_D : STD_LOGIC; + signal REG_26_tsimcreated_xor_Q : STD_LOGIC; + signal REG_26_RSTF : STD_LOGIC; + signal REG_26_SETF : STD_LOGIC; + signal REG_26_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_26_tsimcreated_prld_Q : STD_LOGIC; + signal REG_26_CLKF : STD_LOGIC; + signal REG_26_D1 : STD_LOGIC; + signal REG_26_D2 : STD_LOGIC; + signal REG_26_D2_PT_0 : STD_LOGIC; + signal REG_26_D2_PT_1 : STD_LOGIC; + signal REG_27_Q : STD_LOGIC; + signal REG_27_D : STD_LOGIC; + signal REG_27_tsimcreated_xor_Q : STD_LOGIC; + signal REG_27_RSTF : STD_LOGIC; + signal REG_27_SETF : STD_LOGIC; + signal REG_27_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_27_tsimcreated_prld_Q : STD_LOGIC; + signal REG_27_CLKF : STD_LOGIC; + signal REG_27_D1 : STD_LOGIC; + signal REG_27_D2 : STD_LOGIC; + signal REG_27_D2_PT_0 : STD_LOGIC; + signal REG_27_D2_PT_1 : STD_LOGIC; + signal REG_28_Q : STD_LOGIC; + signal REG_28_D : STD_LOGIC; + signal REG_28_tsimcreated_xor_Q : STD_LOGIC; + signal REG_28_RSTF : STD_LOGIC; + signal REG_28_SETF : STD_LOGIC; + signal REG_28_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_28_tsimcreated_prld_Q : STD_LOGIC; + signal REG_28_CLKF : STD_LOGIC; + signal REG_28_D1 : STD_LOGIC; + signal REG_28_D2 : STD_LOGIC; + signal REG_28_D2_PT_0 : STD_LOGIC; + signal REG_28_D2_PT_1 : STD_LOGIC; + signal REG_29_Q : STD_LOGIC; + signal REG_29_D : STD_LOGIC; + signal REG_29_tsimcreated_xor_Q : STD_LOGIC; + signal REG_29_RSTF : STD_LOGIC; + signal REG_29_SETF : STD_LOGIC; + signal REG_29_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_29_tsimcreated_prld_Q : STD_LOGIC; + signal REG_29_CLKF : STD_LOGIC; + signal REG_29_D1 : STD_LOGIC; + signal REG_29_D2 : STD_LOGIC; + signal REG_29_D2_PT_0 : STD_LOGIC; + signal REG_29_D2_PT_1 : STD_LOGIC; + signal REG_2_Q : STD_LOGIC; + signal REG_2_D : STD_LOGIC; + signal REG_2_tsimcreated_xor_Q : STD_LOGIC; + signal REG_2_RSTF : STD_LOGIC; + signal REG_2_SETF : STD_LOGIC; + signal REG_2_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_2_tsimcreated_prld_Q : STD_LOGIC; + signal REG_2_CLKF : STD_LOGIC; + signal REG_2_D1 : STD_LOGIC; + signal REG_2_D2 : STD_LOGIC; + signal REG_2_D2_PT_0 : STD_LOGIC; + signal REG_2_D2_PT_1 : STD_LOGIC; + signal REG_30_Q : STD_LOGIC; + signal REG_30_D : STD_LOGIC; + signal REG_30_tsimcreated_xor_Q : STD_LOGIC; + signal REG_30_RSTF : STD_LOGIC; + signal REG_30_SETF : STD_LOGIC; + signal REG_30_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_30_tsimcreated_prld_Q : STD_LOGIC; + signal REG_30_CLKF : STD_LOGIC; + signal REG_30_D1 : STD_LOGIC; + signal REG_30_D2 : STD_LOGIC; + signal REG_30_D2_PT_0 : STD_LOGIC; + signal REG_30_D2_PT_1 : STD_LOGIC; + signal REG_3_Q : STD_LOGIC; + signal REG_3_D : STD_LOGIC; + signal REG_3_tsimcreated_xor_Q : STD_LOGIC; + signal REG_3_RSTF : STD_LOGIC; + signal REG_3_SETF : STD_LOGIC; + signal REG_3_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_3_tsimcreated_prld_Q : STD_LOGIC; + signal REG_3_CLKF : STD_LOGIC; + signal REG_3_D1 : STD_LOGIC; + signal REG_3_D2 : STD_LOGIC; + signal REG_3_D2_PT_0 : STD_LOGIC; + signal REG_3_D2_PT_1 : STD_LOGIC; + signal REG_4_Q : STD_LOGIC; + signal REG_4_D : STD_LOGIC; + signal REG_4_tsimcreated_xor_Q : STD_LOGIC; + signal REG_4_RSTF : STD_LOGIC; + signal REG_4_SETF : STD_LOGIC; + signal REG_4_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_4_tsimcreated_prld_Q : STD_LOGIC; + signal REG_4_CLKF : STD_LOGIC; + signal REG_4_D1 : STD_LOGIC; + signal REG_4_D2 : STD_LOGIC; + signal REG_4_D2_PT_0 : STD_LOGIC; + signal REG_4_D2_PT_1 : STD_LOGIC; + signal REG_5_Q : STD_LOGIC; + signal REG_5_D : STD_LOGIC; + signal REG_5_tsimcreated_xor_Q : STD_LOGIC; + signal REG_5_RSTF : STD_LOGIC; + signal REG_5_SETF : STD_LOGIC; + signal REG_5_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_5_tsimcreated_prld_Q : STD_LOGIC; + signal REG_5_CLKF : STD_LOGIC; + signal REG_5_D1 : STD_LOGIC; + signal REG_5_D2 : STD_LOGIC; + signal REG_5_D2_PT_0 : STD_LOGIC; + signal REG_5_D2_PT_1 : STD_LOGIC; + signal REG_6_Q : STD_LOGIC; + signal REG_6_D : STD_LOGIC; + signal REG_6_tsimcreated_xor_Q : STD_LOGIC; + signal REG_6_RSTF : STD_LOGIC; + signal REG_6_SETF : STD_LOGIC; + signal REG_6_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_6_tsimcreated_prld_Q : STD_LOGIC; + signal REG_6_CLKF : STD_LOGIC; + signal REG_6_D1 : STD_LOGIC; + signal REG_6_D2 : STD_LOGIC; + signal REG_6_D2_PT_0 : STD_LOGIC; + signal REG_6_D2_PT_1 : STD_LOGIC; + signal REG_7_Q : STD_LOGIC; + signal REG_7_D : STD_LOGIC; + signal REG_7_tsimcreated_xor_Q : STD_LOGIC; + signal REG_7_RSTF : STD_LOGIC; + signal REG_7_SETF : STD_LOGIC; + signal REG_7_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_7_tsimcreated_prld_Q : STD_LOGIC; + signal REG_7_CLKF : STD_LOGIC; + signal REG_7_D1 : STD_LOGIC; + signal REG_7_D2 : STD_LOGIC; + signal REG_7_D2_PT_0 : STD_LOGIC; + signal REG_7_D2_PT_1 : STD_LOGIC; + signal REG_8_Q : STD_LOGIC; + signal REG_8_D : STD_LOGIC; + signal REG_8_tsimcreated_xor_Q : STD_LOGIC; + signal REG_8_RSTF : STD_LOGIC; + signal REG_8_SETF : STD_LOGIC; + signal REG_8_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_8_tsimcreated_prld_Q : STD_LOGIC; + signal REG_8_CLKF : STD_LOGIC; + signal REG_8_D1 : STD_LOGIC; + signal REG_8_D2 : STD_LOGIC; + signal REG_8_D2_PT_0 : STD_LOGIC; + signal REG_8_D2_PT_1 : STD_LOGIC; + signal REG_9_Q : STD_LOGIC; + signal REG_9_D : STD_LOGIC; + signal REG_9_tsimcreated_xor_Q : STD_LOGIC; + signal REG_9_RSTF : STD_LOGIC; + signal REG_9_SETF : STD_LOGIC; + signal REG_9_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_9_tsimcreated_prld_Q : STD_LOGIC; + signal REG_9_CLKF : STD_LOGIC; + signal REG_9_D1 : STD_LOGIC; + signal REG_9_D2 : STD_LOGIC; + signal REG_9_D2_PT_0 : STD_LOGIC; + signal REG_9_D2_PT_1 : STD_LOGIC; + signal count_5_Q : STD_LOGIC; + signal count_5_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal count_5_D : STD_LOGIC; + signal count_5_tsimcreated_xor_Q : STD_LOGIC; + signal count_5_RSTF : STD_LOGIC; + signal count_5_SETF : STD_LOGIC; + signal count_5_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_5_tsimcreated_prld_Q : STD_LOGIC; + signal count_5_D1 : STD_LOGIC; + signal count_5_D2 : STD_LOGIC; + signal EXP18_EXP : STD_LOGIC; + signal count_5_D2_PT_0 : STD_LOGIC; + signal count_5_D2_PT_1 : STD_LOGIC; + signal count_5_D2_PT_2 : STD_LOGIC; + signal SREG_IS_EMPTY_Q : STD_LOGIC; + signal SREG_IS_EMPTY_RSTF : STD_LOGIC; + signal SREG_IS_EMPTY_SETF : STD_LOGIC; + signal SREG_IS_EMPTY_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SREG_IS_EMPTY_tsimcreated_prld_Q : STD_LOGIC; + signal SREG_IS_EMPTY_D : STD_LOGIC; + signal SREG_IS_EMPTY_CLKF : STD_LOGIC; + signal SREG_IS_EMPTY_D1 : STD_LOGIC; + signal SREG_IS_EMPTY_D2 : STD_LOGIC; + signal SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_UIM : STD_LOGIC; + signal SHIFT_CNT_0_Q : STD_LOGIC; + signal SHIFT_CNT_0_RSTF : STD_LOGIC; + signal SHIFT_CNT_0_SETF : STD_LOGIC; + signal SHIFT_CNT_0_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_CNT_0_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_CNT_0_D : STD_LOGIC; + signal SHIFT_CNT_0_CLKF : STD_LOGIC; + signal SHIFT_CNT_0_D1 : STD_LOGIC; + signal SHIFT_CNT_0_D2 : STD_LOGIC; + signal SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_UIM : STD_LOGIC; + signal SHIFT_CNT_1_Q : STD_LOGIC; + signal SHIFT_CNT_1_RSTF : STD_LOGIC; + signal SHIFT_CNT_1_SETF : STD_LOGIC; + signal SHIFT_CNT_1_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_CNT_1_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_CNT_1_D : STD_LOGIC; + signal SHIFT_CNT_1_CLKF : STD_LOGIC; + signal SHIFT_CNT_1_D1 : STD_LOGIC; + signal SHIFT_CNT_1_D2 : STD_LOGIC; + signal SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_UIM : STD_LOGIC; + signal Msub_n0025_n00002_Msub_n0025_n00002_D2_UIM : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_18_INV_124_UIM : STD_LOGIC; + signal SHIFT_CNT_2_Q : STD_LOGIC; + signal SHIFT_CNT_2_RSTF : STD_LOGIC; + signal SHIFT_CNT_2_SETF : STD_LOGIC; + signal SHIFT_CNT_2_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_CNT_2_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_CNT_2_D : STD_LOGIC; + signal SHIFT_CNT_2_CLKF : STD_LOGIC; + signal SHIFT_CNT_2_D1 : STD_LOGIC; + signal SHIFT_CNT_2_D2 : STD_LOGIC; + signal SHIFT_CNT_2_SHIFT_CNT_2_RSTF_UIM : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_23_INV_125_UIM : STD_LOGIC; + signal SHIFT_CNT_3_Q : STD_LOGIC; + signal SHIFT_CNT_3_RSTF : STD_LOGIC; + signal SHIFT_CNT_3_SETF : STD_LOGIC; + signal SHIFT_CNT_3_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_CNT_3_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_CNT_3_D : STD_LOGIC; + signal SHIFT_CNT_3_CLKF : STD_LOGIC; + signal SHIFT_CNT_3_D1 : STD_LOGIC; + signal SHIFT_CNT_3_D2 : STD_LOGIC; + signal SHIFT_CNT_3_SHIFT_CNT_3_RSTF_UIM : STD_LOGIC; + signal Msub_n0025_n00022_Msub_n0025_n00022_D2_UIM : STD_LOGIC; + signal Q_OpTx_FX_DC_20_UIM : STD_LOGIC; + signal SHIFT_CNT_4_Q : STD_LOGIC; + signal SHIFT_CNT_4_RSTF : STD_LOGIC; + signal SHIFT_CNT_4_SETF : STD_LOGIC; + signal SHIFT_CNT_4_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_CNT_4_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_CNT_4_D : STD_LOGIC; + signal SHIFT_CNT_4_CLKF : STD_LOGIC; + signal SHIFT_CNT_4_D1 : STD_LOGIC; + signal SHIFT_CNT_4_D2 : STD_LOGIC; + signal SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_UIM : STD_LOGIC; + signal Q_OpTx_FX_DC_21_UIM : STD_LOGIC; + signal Q_OpTx_OpTx_FX_SC_22_INV_126_UIM : STD_LOGIC; + signal VCLK_OBUF_Q_1 : STD_LOGIC; + signal VCLK_OBUF_D : STD_LOGIC; + signal VCLK_OBUF_tsimcreated_xor_Q : STD_LOGIC; + signal VCLK_OBUF_RSTF : STD_LOGIC; + signal VCLK_OBUF_CE : STD_LOGIC; + signal VCLK_OBUF_D1 : STD_LOGIC; + signal VCLK_OBUF_D2 : STD_LOGIC; + signal SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_Q : STD_LOGIC; + signal SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D : STD_LOGIC; + signal SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D1 : STD_LOGIC; + signal SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2 : STD_LOGIC; + signal SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_0 : STD_LOGIC; + signal SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1 : STD_LOGIC; + signal SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_Q : STD_LOGIC; + signal SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D : STD_LOGIC; + signal SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D1 : STD_LOGIC; + signal SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2 : STD_LOGIC; + signal SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0 : STD_LOGIC; + signal SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1 : STD_LOGIC; + signal SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2 : STD_LOGIC; + signal SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3 : STD_LOGIC; + signal SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_Q : STD_LOGIC; + signal SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D : STD_LOGIC; + signal SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D1 : STD_LOGIC; + signal SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2 : STD_LOGIC; + signal SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0 : STD_LOGIC; + signal SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1 : STD_LOGIC; + signal SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2 : STD_LOGIC; + signal SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3 : STD_LOGIC; + signal SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4 : STD_LOGIC; + signal Msub_n0025_n00002_Msub_n0025_n00002_D2_Q : STD_LOGIC; + signal Msub_n0025_n00002_Msub_n0025_n00002_D2_D : STD_LOGIC; + signal Msub_n0025_n00002_Msub_n0025_n00002_D2_D1 : STD_LOGIC; + signal Msub_n0025_n00002_Msub_n0025_n00002_D2_D2 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_18_INV_124_Q : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_18_INV_124_D : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_18_INV_124_D1 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_18_INV_124_D2 : STD_LOGIC; + signal SHIFT_CNT_2_SHIFT_CNT_2_RSTF_Q : STD_LOGIC; + signal SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D : STD_LOGIC; + signal SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D1 : STD_LOGIC; + signal SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2 : STD_LOGIC; + signal SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0 : STD_LOGIC; + signal SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1 : STD_LOGIC; + signal SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_23_INV_125_Q : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_23_INV_125_D : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_23_INV_125_D1 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_23_INV_125_D2 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2 : STD_LOGIC; + signal SHIFT_CNT_3_SHIFT_CNT_3_RSTF_Q : STD_LOGIC; + signal SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D : STD_LOGIC; + signal SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D1 : STD_LOGIC; + signal SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2 : STD_LOGIC; + signal SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0 : STD_LOGIC; + signal SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1 : STD_LOGIC; + signal SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2 : STD_LOGIC; + signal SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3 : STD_LOGIC; + signal Msub_n0025_n00022_Msub_n0025_n00022_D2_Q : STD_LOGIC; + signal Msub_n0025_n00022_Msub_n0025_n00022_D2_D : STD_LOGIC; + signal Msub_n0025_n00022_Msub_n0025_n00022_D2_D1 : STD_LOGIC; + signal Msub_n0025_n00022_Msub_n0025_n00022_D2_D2 : STD_LOGIC; + signal Q_OpTx_FX_DC_20_Q : STD_LOGIC; + signal Q_OpTx_FX_DC_20_D : STD_LOGIC; + signal Q_OpTx_FX_DC_20_D1 : STD_LOGIC; + signal Q_OpTx_FX_DC_20_D2 : STD_LOGIC; + signal Q_OpTx_FX_DC_20_D2_PT_0 : STD_LOGIC; + signal Q_OpTx_FX_DC_20_D2_PT_1 : STD_LOGIC; + signal SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_Q : STD_LOGIC; + signal SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D : STD_LOGIC; + signal SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D1 : STD_LOGIC; + signal SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2 : STD_LOGIC; + signal SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0 : STD_LOGIC; + signal SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1 : STD_LOGIC; + signal SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2 : STD_LOGIC; + signal SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3 : STD_LOGIC; + signal Q_OpTx_FX_DC_21_Q : STD_LOGIC; + signal Q_OpTx_FX_DC_21_D : STD_LOGIC; + signal Q_OpTx_FX_DC_21_D1 : STD_LOGIC; + signal Q_OpTx_FX_DC_21_D2 : STD_LOGIC; + signal Q_OpTx_FX_DC_21_D2_PT_0 : STD_LOGIC; + signal Q_OpTx_FX_DC_21_D2_PT_1 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_SC_22_INV_126_Q : STD_LOGIC; + signal Q_OpTx_OpTx_FX_SC_22_INV_126_D : STD_LOGIC; + signal Q_OpTx_OpTx_FX_SC_22_INV_126_D1 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_SC_22_INV_126_D2 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_0 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_1 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2 : STD_LOGIC; + signal Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3 : STD_LOGIC; + signal EXP18_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP18_EXP_PT_0 : STD_LOGIC; + signal EXP18_EXP_PT_1 : STD_LOGIC; + signal EXP19_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP19_EXP_PT_0 : STD_LOGIC; + signal EXP19_EXP_PT_1 : STD_LOGIC; + signal EXP19_EXP_PT_2 : STD_LOGIC; + signal EXP20_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP20_EXP_PT_0 : STD_LOGIC; + signal EXP20_EXP_PT_1 : STD_LOGIC; + signal EXP20_EXP_PT_2 : STD_LOGIC; + signal EXP20_EXP_PT_3 : STD_LOGIC; + signal NlwInverterSignal_REG_31_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_31_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_31_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_31_D2_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_31_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_31_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_31_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_31_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_31_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_31_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_31_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_31_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_D2_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_D2_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_CE_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_CE_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_0_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_0_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_count_0_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_4_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_4_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_1_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_1_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_1_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_2_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_2_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_4_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_4_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_2_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_3_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_3_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_D2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_D2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_D2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_10_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_10_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_10_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_10_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_10_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_10_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_10_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_10_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_10_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_10_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_10_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_10_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_11_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_11_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_11_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_11_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_11_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_11_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_11_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_11_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_11_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_11_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_11_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_11_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_12_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_12_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_12_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_12_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_12_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_12_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_12_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_12_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_12_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_12_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_12_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_12_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_13_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_13_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_13_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_13_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_13_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_13_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_13_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_13_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_13_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_13_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_13_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_13_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_14_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_14_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_14_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_14_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_14_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_14_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_14_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_14_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_14_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_14_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_14_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_14_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_15_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_15_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_15_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_15_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_15_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_15_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_15_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_15_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_15_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_15_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_15_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_15_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_16_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_16_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_16_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_16_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_16_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_16_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_16_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_16_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_16_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_16_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_16_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_16_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_17_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_17_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_17_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_17_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_17_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_17_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_17_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_17_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_17_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_17_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_17_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_17_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_18_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_18_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_18_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_18_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_18_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_18_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_18_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_18_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_18_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_18_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_18_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_18_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_19_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_19_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_19_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_19_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_19_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_19_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_19_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_19_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_19_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_19_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_19_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_19_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_1_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_1_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_20_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_20_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_20_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_20_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_20_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_20_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_20_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_20_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_20_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_20_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_20_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_20_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_21_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_21_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_21_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_21_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_21_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_21_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_21_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_21_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_21_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_21_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_21_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_21_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_22_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_22_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_22_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_22_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_22_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_22_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_22_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_22_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_22_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_22_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_22_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_22_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_23_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_23_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_23_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_23_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_23_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_23_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_23_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_23_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_23_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_23_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_23_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_23_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_24_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_24_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_24_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_24_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_24_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_24_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_24_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_24_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_24_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_24_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_24_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_24_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_25_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_25_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_25_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_25_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_25_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_25_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_25_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_25_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_25_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_25_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_25_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_25_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_26_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_26_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_26_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_26_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_26_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_26_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_26_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_26_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_26_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_26_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_26_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_26_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_27_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_27_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_27_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_27_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_27_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_27_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_27_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_27_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_27_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_27_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_27_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_27_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_28_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_28_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_28_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_28_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_28_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_28_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_28_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_28_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_28_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_28_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_28_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_28_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_29_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_29_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_29_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_29_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_29_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_29_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_29_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_29_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_29_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_29_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_29_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_29_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_2_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_2_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_2_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_2_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_2_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_2_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_2_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_2_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_2_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_2_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_2_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_2_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_30_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_30_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_30_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_30_D2_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_30_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_30_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_30_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_30_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_30_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_30_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_30_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_30_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_3_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_3_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_3_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_3_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_3_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_3_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_3_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_3_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_3_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_3_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_3_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_3_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_4_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_4_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_4_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_4_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_4_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_4_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_4_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_4_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_4_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_4_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_4_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_4_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_5_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_5_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_5_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_5_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_5_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_5_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_5_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_5_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_5_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_5_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_5_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_5_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_6_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_6_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_6_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_6_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_6_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_6_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_6_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_6_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_6_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_6_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_6_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_6_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_7_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_7_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_7_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_7_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_7_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_7_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_7_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_7_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_7_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_7_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_7_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_7_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_8_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_8_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_8_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_8_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_8_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_8_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_8_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_8_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_8_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_8_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_8_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_8_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_9_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_9_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_9_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_9_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_9_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_9_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_9_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_9_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_9_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_9_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_9_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_9_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_5_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_5_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN5 : STD_LOGIC; + signal NlwInverterSignal_SREG_IS_EMPTY_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SREG_IS_EMPTY_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SETF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_RSTF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SETF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_RSTF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_RSTF_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_RSTF_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SETF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SETF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_RSTF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_RSTF_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SETF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_VCLK_OBUF_CE_IN0 : STD_LOGIC; + signal NlwInverterSignal_VCLK_OBUF_CE_IN1 : STD_LOGIC; + signal NlwInverterSignal_VCLK_OBUF_CE_IN2 : STD_LOGIC; + signal NlwInverterSignal_VCLK_OBUF_CE_IN3 : STD_LOGIC; + signal NlwInverterSignal_VCLK_OBUF_CE_IN4 : STD_LOGIC; + signal NlwInverterSignal_VCLK_OBUF_CE_IN5 : STD_LOGIC; + signal NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN5 : STD_LOGIC; + signal NlwInverterSignal_Msub_n0025_n00002_Msub_n0025_n00002_D2_D2_IN0 : STD_LOGIC; + signal NlwInverterSignal_Msub_n0025_n00002_Msub_n0025_n00002_D2_D2_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN6 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN0 : STD_LOGIC; + signal NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN1 : STD_LOGIC; + signal NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN2 : STD_LOGIC; + signal NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN3 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_20_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_20_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_20_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_20_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_20_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_21_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_21_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_PT_3_IN3 : STD_LOGIC; + signal REG : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal count : STD_LOGIC_VECTOR ( 5 downto 0 ); + signal SHIFT_CNT : STD_LOGIC_VECTOR ( 4 downto 0 ); +begin + FOEIO_1_2 : X_BUF + port map ( + I => nINIT_B, + O => FOEIO_1 + ); + LOAD_IBUF_3 : X_BUF + port map ( + I => LOAD, + O => LOAD_IBUF + ); + DIN_31_IBUF_4 : X_BUF + port map ( + I => DIN(31), + O => DIN_31_IBUF + ); + RES_IBUF_5 : X_BUF + port map ( + I => RES, + O => RES_IBUF + ); + DONE_IBUF_6 : X_BUF + port map ( + I => DONE, + O => DONE_IBUF + ); + FCLKIO_0_7 : X_BUF + port map ( + I => CLK, + O => FCLKIO_0 + ); + VCLK_PRESCALE_0_IBUF_8 : X_BUF + port map ( + I => VCLK_PRESCALE(0), + O => VCLK_PRESCALE_0_IBUF + ); + VCLK_PRESCALE_4_IBUF_9 : X_BUF + port map ( + I => VCLK_PRESCALE(4), + O => VCLK_PRESCALE_4_IBUF + ); + VCLK_PRESCALE_1_IBUF_10 : X_BUF + port map ( + I => VCLK_PRESCALE(1), + O => VCLK_PRESCALE_1_IBUF + ); + VCLK_PRESCALE_2_IBUF_11 : X_BUF + port map ( + I => VCLK_PRESCALE(2), + O => VCLK_PRESCALE_2_IBUF + ); + VCLK_PRESCALE_3_IBUF_12 : X_BUF + port map ( + I => VCLK_PRESCALE(3), + O => VCLK_PRESCALE_3_IBUF + ); + DIN_0_IBUF_13 : X_BUF + port map ( + I => DIN(0), + O => DIN_0_IBUF + ); + DIN_10_IBUF_14 : X_BUF + port map ( + I => DIN(10), + O => DIN_10_IBUF + ); + DIN_11_IBUF_15 : X_BUF + port map ( + I => DIN(11), + O => DIN_11_IBUF + ); + DIN_12_IBUF_16 : X_BUF + port map ( + I => DIN(12), + O => DIN_12_IBUF + ); + DIN_13_IBUF_17 : X_BUF + port map ( + I => DIN(13), + O => DIN_13_IBUF + ); + DIN_14_IBUF_18 : X_BUF + port map ( + I => DIN(14), + O => DIN_14_IBUF + ); + DIN_15_IBUF_19 : X_BUF + port map ( + I => DIN(15), + O => DIN_15_IBUF + ); + DIN_16_IBUF_20 : X_BUF + port map ( + I => DIN(16), + O => DIN_16_IBUF + ); + DIN_17_IBUF_21 : X_BUF + port map ( + I => DIN(17), + O => DIN_17_IBUF + ); + DIN_18_IBUF_22 : X_BUF + port map ( + I => DIN(18), + O => DIN_18_IBUF + ); + DIN_19_IBUF_23 : X_BUF + port map ( + I => DIN(19), + O => DIN_19_IBUF + ); + DIN_1_IBUF_24 : X_BUF + port map ( + I => DIN(1), + O => DIN_1_IBUF + ); + DIN_20_IBUF_25 : X_BUF + port map ( + I => DIN(20), + O => DIN_20_IBUF + ); + DIN_21_IBUF_26 : X_BUF + port map ( + I => DIN(21), + O => DIN_21_IBUF + ); + DIN_22_IBUF_27 : X_BUF + port map ( + I => DIN(22), + O => DIN_22_IBUF + ); + DIN_23_IBUF_28 : X_BUF + port map ( + I => DIN(23), + O => DIN_23_IBUF + ); + DIN_24_IBUF_29 : X_BUF + port map ( + I => DIN(24), + O => DIN_24_IBUF + ); + DIN_25_IBUF_30 : X_BUF + port map ( + I => DIN(25), + O => DIN_25_IBUF + ); + DIN_26_IBUF_31 : X_BUF + port map ( + I => DIN(26), + O => DIN_26_IBUF + ); + DIN_27_IBUF_32 : X_BUF + port map ( + I => DIN(27), + O => DIN_27_IBUF + ); + DIN_28_IBUF_33 : X_BUF + port map ( + I => DIN(28), + O => DIN_28_IBUF + ); + DIN_29_IBUF_34 : X_BUF + port map ( + I => DIN(29), + O => DIN_29_IBUF + ); + DIN_2_IBUF_35 : X_BUF + port map ( + I => DIN(2), + O => DIN_2_IBUF + ); + DIN_30_IBUF_36 : X_BUF + port map ( + I => DIN(30), + O => DIN_30_IBUF + ); + DIN_3_IBUF_37 : X_BUF + port map ( + I => DIN(3), + O => DIN_3_IBUF + ); + DIN_4_IBUF_38 : X_BUF + port map ( + I => DIN(4), + O => DIN_4_IBUF + ); + DIN_5_IBUF_39 : X_BUF + port map ( + I => DIN(5), + O => DIN_5_IBUF + ); + DIN_6_IBUF_40 : X_BUF + port map ( + I => DIN(6), + O => DIN_6_IBUF + ); + DIN_7_IBUF_41 : X_BUF + port map ( + I => DIN(7), + O => DIN_7_IBUF + ); + DIN_8_IBUF_42 : X_BUF + port map ( + I => DIN(8), + O => DIN_8_IBUF + ); + DIN_9_IBUF_43 : X_BUF + port map ( + I => DIN(9), + O => DIN_9_IBUF + ); + VCLK_PRESCALE_5_IBUF_44 : X_BUF + port map ( + I => VCLK_PRESCALE(5), + O => VCLK_PRESCALE_5_IBUF + ); + DOUT_45 : X_TRI + port map ( + I => REG_31_Q, + CTL => REG_31_OE, + O => DOUT + ); + VCLK_46 : X_BUF + port map ( + I => VCLK_OBUF_Q, + O => VCLK + ); + REG_31_Q_47 : X_BUF + port map ( + I => REG_31_Q_0, + O => REG_31_Q + ); + REG_31_Q_48 : X_BUF + port map ( + I => REG_31_Q_0, + O => REG(31) + ); + REG_31_OE_49 : X_BUF + port map ( + I => REG_31_BUFOE_OUT, + O => REG_31_OE + ); + REG_31_BUFOE_OUT_50 : X_BUF + port map ( + I => FOEIO_1, + O => REG_31_BUFOE_OUT + ); + REG_31_tsimcreated_xor_Q_51 : X_XOR2 + port map ( + I0 => REG_31_D, + I1 => REG_31_Q_0, + O => REG_31_tsimcreated_xor_Q + ); + REG_31_tsimcreated_set_and_noreset_Q_52 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_31_tsimcreated_set_and_noreset_IN0, + I1 => REG_31_SETF, + O => REG_31_tsimcreated_set_and_noreset_Q + ); + REG_31_tsimcreated_prld_Q_53 : X_OR2 + port map ( + I0 => REG_31_RSTF, + I1 => PRLD, + O => REG_31_tsimcreated_prld_Q + ); + REG_31_REG : X_FF + port map ( + I => REG_31_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_31_CLKF, + SET => REG_31_tsimcreated_set_and_noreset_Q, + RST => REG_31_tsimcreated_prld_Q, + O => REG_31_Q_0 + ); + Vcc_54 : X_ONE + port map ( + O => Vcc + ); + REG_31_D_55 : X_XOR2 + port map ( + I0 => REG_31_D1, + I1 => REG_31_D2, + O => REG_31_D + ); + REG_31_D1_56 : X_ZERO + port map ( + O => REG_31_D1 + ); + REG_31_D2_PT_0_57 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_31_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_31_D2_PT_0_IN1, + I2 => REG(31), + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_31_D2_PT_0_IN4, + I5 => NlwInverterSignal_REG_31_D2_PT_0_IN5, + O => REG_31_D2_PT_0 + ); + REG_31_D2_PT_1_58 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_31_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_31_D2_PT_1_IN1, + I2 => NlwInverterSignal_REG_31_D2_PT_1_IN2, + I3 => SHIFT_EN, + I4 => REG(30), + I5 => NlwInverterSignal_REG_31_D2_PT_1_IN5, + O => REG_31_D2_PT_1 + ); + REG_31_D2_59 : X_OR2 + port map ( + I0 => REG_31_D2_PT_0, + I1 => REG_31_D2_PT_1, + O => REG_31_D2 + ); + REG_31_CLKF_60 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_31_CLKF_IN0, + I1 => NlwInverterSignal_REG_31_CLKF_IN1, + O => REG_31_CLKF + ); + REG_31_SETF_61 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => DIN_31_IBUF, + I2 => SREG_IS_EMPTY, + O => REG_31_SETF + ); + REG_31_RSTF_62 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => NlwInverterSignal_REG_31_RSTF_IN1, + I2 => SREG_IS_EMPTY, + O => REG_31_RSTF + ); + SHIFT_EN_63 : X_BUF + port map ( + I => SHIFT_EN_Q, + O => SHIFT_EN + ); + SHIFT_EN_tsimcreated_prld_Q_64 : X_OR2 + port map ( + I0 => SHIFT_EN_RSTF, + I1 => PRLD, + O => SHIFT_EN_tsimcreated_prld_Q + ); + SHIFT_EN_REG : X_FF + port map ( + I => SHIFT_EN_D, + CE => SHIFT_EN_CE, + CLK => SHIFT_EN_CLKF, + SET => Gnd, + RST => SHIFT_EN_tsimcreated_prld_Q, + O => SHIFT_EN_Q + ); + Gnd_65 : X_ZERO + port map ( + O => Gnd + ); + SHIFT_EN_D_66 : X_XOR2 + port map ( + I0 => SHIFT_EN_D1, + I1 => SHIFT_EN_D2, + O => SHIFT_EN_D + ); + SHIFT_EN_D1_67 : X_ZERO + port map ( + O => SHIFT_EN_D1 + ); + SHIFT_EN_D2_68 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_EN_D2_IN0, + I1 => NlwInverterSignal_SHIFT_EN_D2_IN1, + O => SHIFT_EN_D2 + ); + SHIFT_EN_CLKF_69 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_EN_CLKF_IN0, + I1 => NlwInverterSignal_SHIFT_EN_CLKF_IN1, + O => SHIFT_EN_CLKF + ); + SHIFT_EN_RSTF_70 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => SHIFT_EN_RSTF + ); + SHIFT_EN_CE_71 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_EN_CE_IN0, + I1 => NlwInverterSignal_SHIFT_EN_CE_IN1, + O => SHIFT_EN_CE + ); + count_0_Q_72 : X_BUF + port map ( + I => count_0_Q, + O => count(0) + ); + count_0_tsimcreated_set_and_noreset_Q_73 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_0_tsimcreated_set_and_noreset_IN0, + I1 => count_0_SETF, + O => count_0_tsimcreated_set_and_noreset_Q + ); + count_0_tsimcreated_prld_Q_74 : X_OR2 + port map ( + I0 => count_0_RSTF, + I1 => PRLD, + O => count_0_tsimcreated_prld_Q + ); + count_0_REG : X_FF + port map ( + I => count_0_D, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_0_tsimcreated_set_and_noreset_Q, + RST => count_0_tsimcreated_prld_Q, + O => count_0_Q + ); + count_0_D_75 : X_XOR2 + port map ( + I0 => NlwInverterSignal_count_0_D_IN0, + I1 => count_0_D2, + O => count_0_D + ); + count_0_D1_76 : X_ZERO + port map ( + O => count_0_D1 + ); + count_0_D2_PT_0_77 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_0_D2_PT_0_IN1, + O => count_0_D2_PT_0 + ); + count_0_D2_PT_1_78 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_0_D2_PT_1_IN0, + I1 => count(0), + O => count_0_D2_PT_1 + ); + count_0_D2_PT_2_79 : X_AND6 + port map ( + I0 => NlwInverterSignal_count_0_D2_PT_2_IN0, + I1 => NlwInverterSignal_count_0_D2_PT_2_IN1, + I2 => NlwInverterSignal_count_0_D2_PT_2_IN2, + I3 => NlwInverterSignal_count_0_D2_PT_2_IN3, + I4 => NlwInverterSignal_count_0_D2_PT_2_IN4, + I5 => NlwInverterSignal_count_0_D2_PT_2_IN5, + O => count_0_D2_PT_2 + ); + count_0_D2_80 : X_OR3 + port map ( + I0 => count_0_D2_PT_0, + I1 => count_0_D2_PT_1, + I2 => count_0_D2_PT_2, + O => count_0_D2 + ); + count_0_SETF_81 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => VCLK_PRESCALE_0_IBUF, + O => count_0_SETF + ); + count_0_RSTF_82 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_0_RSTF_IN1, + O => count_0_RSTF + ); + count_4_Q_83 : X_BUF + port map ( + I => count_4_Q, + O => count(4) + ); + count_4_EXP_84 : X_BUF + port map ( + I => count_4_EXP_tsimrenamed_net_Q, + O => count_4_EXP + ); + count_4_tsimcreated_xor_Q_85 : X_XOR2 + port map ( + I0 => count_4_D, + I1 => count_4_Q, + O => count_4_tsimcreated_xor_Q + ); + count_4_tsimcreated_set_and_noreset_Q_86 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_4_tsimcreated_set_and_noreset_IN0, + I1 => count_4_SETF, + O => count_4_tsimcreated_set_and_noreset_Q + ); + count_4_tsimcreated_prld_Q_87 : X_OR2 + port map ( + I0 => count_4_RSTF, + I1 => PRLD, + O => count_4_tsimcreated_prld_Q + ); + count_4_REG : X_FF + port map ( + I => count_4_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_4_tsimcreated_set_and_noreset_Q, + RST => count_4_tsimcreated_prld_Q, + O => count_4_Q + ); + count_4_D_88 : X_XOR2 + port map ( + I0 => count_4_D1, + I1 => count_4_D2, + O => count_4_D + ); + count_4_D1_89 : X_ZERO + port map ( + O => count_4_D1 + ); + count_4_D2_PT_0_90 : X_AND2 + port map ( + I0 => EXP19_EXP, + I1 => EXP19_EXP, + O => count_4_D2_PT_0 + ); + count_4_D2_PT_1_91 : X_AND6 + port map ( + I0 => NlwInverterSignal_count_4_D2_PT_1_IN0, + I1 => NlwInverterSignal_count_4_D2_PT_1_IN1, + I2 => NlwInverterSignal_count_4_D2_PT_1_IN2, + I3 => NlwInverterSignal_count_4_D2_PT_1_IN3, + I4 => NlwInverterSignal_count_4_D2_PT_1_IN4, + I5 => count(5), + O => count_4_D2_PT_1 + ); + count_4_D2_PT_2_92 : X_AND6 + port map ( + I0 => NlwInverterSignal_count_4_D2_PT_2_IN0, + I1 => NlwInverterSignal_count_4_D2_PT_2_IN1, + I2 => NlwInverterSignal_count_4_D2_PT_2_IN2, + I3 => NlwInverterSignal_count_4_D2_PT_2_IN3, + I4 => NlwInverterSignal_count_4_D2_PT_2_IN4, + I5 => VCLK_PRESCALE_4_IBUF, + O => count_4_D2_PT_2 + ); + count_4_D2_93 : X_OR3 + port map ( + I0 => count_4_D2_PT_0, + I1 => count_4_D2_PT_1, + I2 => count_4_D2_PT_2, + O => count_4_D2 + ); + count_4_SETF_94 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => VCLK_PRESCALE_4_IBUF, + O => count_4_SETF + ); + count_4_RSTF_95 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_4_RSTF_IN1, + O => count_4_RSTF + ); + count_4_EXP_tsimrenamed_net_Q_96 : X_AND4 + port map ( + I0 => NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN0, + I1 => NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN1, + I2 => NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN2, + I3 => count(2), + O => count_4_EXP_tsimrenamed_net_Q + ); + count_1_Q_97 : X_BUF + port map ( + I => count_1_Q, + O => count(1) + ); + count_1_tsimcreated_set_and_noreset_Q_98 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_1_tsimcreated_set_and_noreset_IN0, + I1 => count_1_SETF, + O => count_1_tsimcreated_set_and_noreset_Q + ); + count_1_tsimcreated_prld_Q_99 : X_OR2 + port map ( + I0 => count_1_RSTF, + I1 => PRLD, + O => count_1_tsimcreated_prld_Q + ); + count_1_REG : X_FF + port map ( + I => count_1_D, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_1_tsimcreated_set_and_noreset_Q, + RST => count_1_tsimcreated_prld_Q, + O => count_1_Q + ); + count_1_D_100 : X_XOR2 + port map ( + I0 => NlwInverterSignal_count_1_D_IN0, + I1 => count_1_D2, + O => count_1_D + ); + count_1_D1_101 : X_ZERO + port map ( + O => count_1_D1 + ); + count_1_D2_PT_0_102 : X_AND2 + port map ( + I0 => count_5_EXP, + I1 => count_5_EXP, + O => count_1_D2_PT_0 + ); + count_1_D2_PT_1_103 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_1_D2_PT_1_IN1, + O => count_1_D2_PT_1 + ); + count_1_D2_PT_2_104 : X_AND3 + port map ( + I0 => NlwInverterSignal_count_1_D2_PT_2_IN0, + I1 => count(0), + I2 => NlwInverterSignal_count_1_D2_PT_2_IN2, + O => count_1_D2_PT_2 + ); + count_1_D2_PT_3_105 : X_AND3 + port map ( + I0 => NlwInverterSignal_count_1_D2_PT_3_IN0, + I1 => NlwInverterSignal_count_1_D2_PT_3_IN1, + I2 => count(1), + O => count_1_D2_PT_3 + ); + count_1_D2_106 : X_OR4 + port map ( + I0 => count_1_D2_PT_0, + I1 => count_1_D2_PT_1, + I2 => count_1_D2_PT_2, + I3 => count_1_D2_PT_3, + O => count_1_D2 + ); + count_1_SETF_107 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => VCLK_PRESCALE_1_IBUF, + O => count_1_SETF + ); + count_1_RSTF_108 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_1_RSTF_IN1, + O => count_1_RSTF + ); + count_2_Q_109 : X_BUF + port map ( + I => count_2_Q, + O => count(2) + ); + count_2_tsimcreated_set_and_noreset_Q_110 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_2_tsimcreated_set_and_noreset_IN0, + I1 => count_2_SETF, + O => count_2_tsimcreated_set_and_noreset_Q + ); + count_2_tsimcreated_prld_Q_111 : X_OR2 + port map ( + I0 => count_2_RSTF, + I1 => PRLD, + O => count_2_tsimcreated_prld_Q + ); + count_2_REG : X_FF + port map ( + I => count_2_D, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_2_tsimcreated_set_and_noreset_Q, + RST => count_2_tsimcreated_prld_Q, + O => count_2_Q + ); + count_2_D_112 : X_XOR2 + port map ( + I0 => NlwInverterSignal_count_2_D_IN0, + I1 => count_2_D2, + O => count_2_D + ); + count_2_D1_113 : X_ZERO + port map ( + O => count_2_D1 + ); + count_2_D2_PT_0_114 : X_AND2 + port map ( + I0 => count_4_EXP, + I1 => count_4_EXP, + O => count_2_D2_PT_0 + ); + count_2_D2_PT_1_115 : X_AND2 + port map ( + I0 => count_3_EXP, + I1 => count_3_EXP, + O => count_2_D2_PT_1 + ); + count_2_D2_PT_2_116 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_2_D2_PT_2_IN1, + O => count_2_D2_PT_2 + ); + count_2_D2_PT_3_117 : X_AND3 + port map ( + I0 => NlwInverterSignal_count_2_D2_PT_3_IN0, + I1 => count(0), + I2 => NlwInverterSignal_count_2_D2_PT_3_IN2, + O => count_2_D2_PT_3 + ); + count_2_D2_PT_4_118 : X_AND3 + port map ( + I0 => NlwInverterSignal_count_2_D2_PT_4_IN0, + I1 => count(1), + I2 => NlwInverterSignal_count_2_D2_PT_4_IN2, + O => count_2_D2_PT_4 + ); + count_2_D2_119 : X_OR5 + port map ( + I0 => count_2_D2_PT_0, + I1 => count_2_D2_PT_1, + I2 => count_2_D2_PT_2, + I3 => count_2_D2_PT_3, + I4 => count_2_D2_PT_4, + O => count_2_D2 + ); + count_2_SETF_120 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => VCLK_PRESCALE_2_IBUF, + O => count_2_SETF + ); + count_2_RSTF_121 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_2_RSTF_IN1, + O => count_2_RSTF + ); + count_3_Q_122 : X_BUF + port map ( + I => count_3_Q, + O => count(3) + ); + count_3_EXP_123 : X_BUF + port map ( + I => count_3_EXP_tsimrenamed_net_Q, + O => count_3_EXP + ); + count_3_tsimcreated_set_and_noreset_Q_124 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_3_tsimcreated_set_and_noreset_IN0, + I1 => count_3_SETF, + O => count_3_tsimcreated_set_and_noreset_Q + ); + count_3_tsimcreated_prld_Q_125 : X_OR2 + port map ( + I0 => count_3_RSTF, + I1 => PRLD, + O => count_3_tsimcreated_prld_Q + ); + count_3_REG : X_FF + port map ( + I => count_3_D, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_3_tsimcreated_set_and_noreset_Q, + RST => count_3_tsimcreated_prld_Q, + O => count_3_Q + ); + count_3_D_126 : X_XOR2 + port map ( + I0 => NlwInverterSignal_count_3_D_IN0, + I1 => count_3_D2, + O => count_3_D + ); + count_3_D1_127 : X_ZERO + port map ( + O => count_3_D1 + ); + count_3_D2_PT_0_128 : X_AND2 + port map ( + I0 => EXP20_EXP, + I1 => EXP20_EXP, + O => count_3_D2_PT_0 + ); + count_3_D2_PT_1_129 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_3_D2_PT_1_IN1, + O => count_3_D2_PT_1 + ); + count_3_D2_PT_2_130 : X_AND3 + port map ( + I0 => NlwInverterSignal_count_3_D2_PT_2_IN0, + I1 => count(0), + I2 => NlwInverterSignal_count_3_D2_PT_2_IN2, + O => count_3_D2_PT_2 + ); + count_3_D2_131 : X_OR3 + port map ( + I0 => count_3_D2_PT_0, + I1 => count_3_D2_PT_1, + I2 => count_3_D2_PT_2, + O => count_3_D2 + ); + count_3_SETF_132 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => VCLK_PRESCALE_3_IBUF, + O => count_3_SETF + ); + count_3_RSTF_133 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_3_RSTF_IN1, + O => count_3_RSTF + ); + count_3_EXP_tsimrenamed_net_Q_134 : X_AND5 + port map ( + I0 => NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN0, + I1 => NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN1, + I2 => NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN2, + I3 => NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN3, + I4 => NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN4, + O => count_3_EXP_tsimrenamed_net_Q + ); + REG_0_Q_135 : X_BUF + port map ( + I => REG_0_Q, + O => REG(0) + ); + REG_0_tsimcreated_xor_Q_136 : X_XOR2 + port map ( + I0 => REG_0_D, + I1 => REG_0_Q, + O => REG_0_tsimcreated_xor_Q + ); + REG_0_tsimcreated_set_and_noreset_Q_137 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_SETF, + O => REG_0_tsimcreated_set_and_noreset_Q + ); + REG_0_tsimcreated_prld_Q_138 : X_OR2 + port map ( + I0 => REG_0_RSTF, + I1 => PRLD, + O => REG_0_tsimcreated_prld_Q + ); + REG_0_REG : X_FF + port map ( + I => REG_0_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_CLKF, + SET => REG_0_tsimcreated_set_and_noreset_Q, + RST => REG_0_tsimcreated_prld_Q, + O => REG_0_Q + ); + REG_0_D_139 : X_XOR2 + port map ( + I0 => REG_0_D1, + I1 => REG_0_D2, + O => REG_0_D + ); + REG_0_D1_140 : X_ZERO + port map ( + O => REG_0_D1 + ); + REG_0_D2_141 : X_AND5 + port map ( + I0 => NlwInverterSignal_REG_0_D2_IN0, + I1 => NlwInverterSignal_REG_0_D2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_D2_IN3, + I4 => REG(0), + O => REG_0_D2 + ); + REG_0_CLKF_142 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_CLKF_IN1, + O => REG_0_CLKF + ); + REG_0_SETF_143 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_0_IBUF, + O => REG_0_SETF + ); + REG_0_RSTF_144 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_0_RSTF_IN2, + O => REG_0_RSTF + ); + REG_10_Q_145 : X_BUF + port map ( + I => REG_10_Q, + O => REG(10) + ); + REG_10_tsimcreated_xor_Q_146 : X_XOR2 + port map ( + I0 => REG_10_D, + I1 => REG_10_Q, + O => REG_10_tsimcreated_xor_Q + ); + REG_10_tsimcreated_set_and_noreset_Q_147 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_10_tsimcreated_set_and_noreset_IN0, + I1 => REG_10_SETF, + O => REG_10_tsimcreated_set_and_noreset_Q + ); + REG_10_tsimcreated_prld_Q_148 : X_OR2 + port map ( + I0 => REG_10_RSTF, + I1 => PRLD, + O => REG_10_tsimcreated_prld_Q + ); + REG_10_REG : X_FF + port map ( + I => REG_10_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_10_CLKF, + SET => REG_10_tsimcreated_set_and_noreset_Q, + RST => REG_10_tsimcreated_prld_Q, + O => REG_10_Q + ); + REG_10_D_149 : X_XOR2 + port map ( + I0 => REG_10_D1, + I1 => REG_10_D2, + O => REG_10_D + ); + REG_10_D1_150 : X_ZERO + port map ( + O => REG_10_D1 + ); + REG_10_D2_PT_0_151 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_10_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_10_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_10_D2_PT_0_IN3, + I4 => REG(10), + I5 => NlwInverterSignal_REG_10_D2_PT_0_IN5, + O => REG_10_D2_PT_0 + ); + REG_10_D2_PT_1_152 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_10_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_10_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_10_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_10_D2_PT_1_IN4, + I5 => REG(9), + O => REG_10_D2_PT_1 + ); + REG_10_D2_153 : X_OR2 + port map ( + I0 => REG_10_D2_PT_0, + I1 => REG_10_D2_PT_1, + O => REG_10_D2 + ); + REG_10_CLKF_154 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_10_CLKF_IN0, + I1 => NlwInverterSignal_REG_10_CLKF_IN1, + O => REG_10_CLKF + ); + REG_10_SETF_155 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_10_IBUF, + O => REG_10_SETF + ); + REG_10_RSTF_156 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_10_RSTF_IN2, + O => REG_10_RSTF + ); + REG_11_Q_157 : X_BUF + port map ( + I => REG_11_Q, + O => REG(11) + ); + REG_11_tsimcreated_xor_Q_158 : X_XOR2 + port map ( + I0 => REG_11_D, + I1 => REG_11_Q, + O => REG_11_tsimcreated_xor_Q + ); + REG_11_tsimcreated_set_and_noreset_Q_159 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_11_tsimcreated_set_and_noreset_IN0, + I1 => REG_11_SETF, + O => REG_11_tsimcreated_set_and_noreset_Q + ); + REG_11_tsimcreated_prld_Q_160 : X_OR2 + port map ( + I0 => REG_11_RSTF, + I1 => PRLD, + O => REG_11_tsimcreated_prld_Q + ); + REG_11_REG : X_FF + port map ( + I => REG_11_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_11_CLKF, + SET => REG_11_tsimcreated_set_and_noreset_Q, + RST => REG_11_tsimcreated_prld_Q, + O => REG_11_Q + ); + REG_11_D_161 : X_XOR2 + port map ( + I0 => REG_11_D1, + I1 => REG_11_D2, + O => REG_11_D + ); + REG_11_D1_162 : X_ZERO + port map ( + O => REG_11_D1 + ); + REG_11_D2_PT_0_163 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_11_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_11_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_11_D2_PT_0_IN3, + I4 => REG(10), + I5 => NlwInverterSignal_REG_11_D2_PT_0_IN5, + O => REG_11_D2_PT_0 + ); + REG_11_D2_PT_1_164 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_11_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_11_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_11_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_11_D2_PT_1_IN4, + I5 => REG(11), + O => REG_11_D2_PT_1 + ); + REG_11_D2_165 : X_OR2 + port map ( + I0 => REG_11_D2_PT_0, + I1 => REG_11_D2_PT_1, + O => REG_11_D2 + ); + REG_11_CLKF_166 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_11_CLKF_IN0, + I1 => NlwInverterSignal_REG_11_CLKF_IN1, + O => REG_11_CLKF + ); + REG_11_SETF_167 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_11_IBUF, + O => REG_11_SETF + ); + REG_11_RSTF_168 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_11_RSTF_IN2, + O => REG_11_RSTF + ); + REG_12_Q_169 : X_BUF + port map ( + I => REG_12_Q, + O => REG(12) + ); + REG_12_tsimcreated_xor_Q_170 : X_XOR2 + port map ( + I0 => REG_12_D, + I1 => REG_12_Q, + O => REG_12_tsimcreated_xor_Q + ); + REG_12_tsimcreated_set_and_noreset_Q_171 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_12_tsimcreated_set_and_noreset_IN0, + I1 => REG_12_SETF, + O => REG_12_tsimcreated_set_and_noreset_Q + ); + REG_12_tsimcreated_prld_Q_172 : X_OR2 + port map ( + I0 => REG_12_RSTF, + I1 => PRLD, + O => REG_12_tsimcreated_prld_Q + ); + REG_12_REG : X_FF + port map ( + I => REG_12_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_12_CLKF, + SET => REG_12_tsimcreated_set_and_noreset_Q, + RST => REG_12_tsimcreated_prld_Q, + O => REG_12_Q + ); + REG_12_D_173 : X_XOR2 + port map ( + I0 => REG_12_D1, + I1 => REG_12_D2, + O => REG_12_D + ); + REG_12_D1_174 : X_ZERO + port map ( + O => REG_12_D1 + ); + REG_12_D2_PT_0_175 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_12_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_12_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_12_D2_PT_0_IN3, + I4 => REG(11), + I5 => NlwInverterSignal_REG_12_D2_PT_0_IN5, + O => REG_12_D2_PT_0 + ); + REG_12_D2_PT_1_176 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_12_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_12_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_12_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_12_D2_PT_1_IN4, + I5 => REG(12), + O => REG_12_D2_PT_1 + ); + REG_12_D2_177 : X_OR2 + port map ( + I0 => REG_12_D2_PT_0, + I1 => REG_12_D2_PT_1, + O => REG_12_D2 + ); + REG_12_CLKF_178 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_12_CLKF_IN0, + I1 => NlwInverterSignal_REG_12_CLKF_IN1, + O => REG_12_CLKF + ); + REG_12_SETF_179 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_12_IBUF, + O => REG_12_SETF + ); + REG_12_RSTF_180 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_12_RSTF_IN2, + O => REG_12_RSTF + ); + REG_13_Q_181 : X_BUF + port map ( + I => REG_13_Q, + O => REG(13) + ); + REG_13_tsimcreated_xor_Q_182 : X_XOR2 + port map ( + I0 => REG_13_D, + I1 => REG_13_Q, + O => REG_13_tsimcreated_xor_Q + ); + REG_13_tsimcreated_set_and_noreset_Q_183 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_13_tsimcreated_set_and_noreset_IN0, + I1 => REG_13_SETF, + O => REG_13_tsimcreated_set_and_noreset_Q + ); + REG_13_tsimcreated_prld_Q_184 : X_OR2 + port map ( + I0 => REG_13_RSTF, + I1 => PRLD, + O => REG_13_tsimcreated_prld_Q + ); + REG_13_REG : X_FF + port map ( + I => REG_13_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_13_CLKF, + SET => REG_13_tsimcreated_set_and_noreset_Q, + RST => REG_13_tsimcreated_prld_Q, + O => REG_13_Q + ); + REG_13_D_185 : X_XOR2 + port map ( + I0 => REG_13_D1, + I1 => REG_13_D2, + O => REG_13_D + ); + REG_13_D1_186 : X_ZERO + port map ( + O => REG_13_D1 + ); + REG_13_D2_PT_0_187 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_13_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_13_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_13_D2_PT_0_IN3, + I4 => REG(12), + I5 => NlwInverterSignal_REG_13_D2_PT_0_IN5, + O => REG_13_D2_PT_0 + ); + REG_13_D2_PT_1_188 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_13_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_13_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_13_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_13_D2_PT_1_IN4, + I5 => REG(13), + O => REG_13_D2_PT_1 + ); + REG_13_D2_189 : X_OR2 + port map ( + I0 => REG_13_D2_PT_0, + I1 => REG_13_D2_PT_1, + O => REG_13_D2 + ); + REG_13_CLKF_190 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_13_CLKF_IN0, + I1 => NlwInverterSignal_REG_13_CLKF_IN1, + O => REG_13_CLKF + ); + REG_13_SETF_191 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_13_IBUF, + O => REG_13_SETF + ); + REG_13_RSTF_192 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_13_RSTF_IN2, + O => REG_13_RSTF + ); + REG_14_Q_193 : X_BUF + port map ( + I => REG_14_Q, + O => REG(14) + ); + REG_14_tsimcreated_xor_Q_194 : X_XOR2 + port map ( + I0 => REG_14_D, + I1 => REG_14_Q, + O => REG_14_tsimcreated_xor_Q + ); + REG_14_tsimcreated_set_and_noreset_Q_195 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_14_tsimcreated_set_and_noreset_IN0, + I1 => REG_14_SETF, + O => REG_14_tsimcreated_set_and_noreset_Q + ); + REG_14_tsimcreated_prld_Q_196 : X_OR2 + port map ( + I0 => REG_14_RSTF, + I1 => PRLD, + O => REG_14_tsimcreated_prld_Q + ); + REG_14_REG : X_FF + port map ( + I => REG_14_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_14_CLKF, + SET => REG_14_tsimcreated_set_and_noreset_Q, + RST => REG_14_tsimcreated_prld_Q, + O => REG_14_Q + ); + REG_14_D_197 : X_XOR2 + port map ( + I0 => REG_14_D1, + I1 => REG_14_D2, + O => REG_14_D + ); + REG_14_D1_198 : X_ZERO + port map ( + O => REG_14_D1 + ); + REG_14_D2_PT_0_199 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_14_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_14_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_14_D2_PT_0_IN3, + I4 => REG(13), + I5 => NlwInverterSignal_REG_14_D2_PT_0_IN5, + O => REG_14_D2_PT_0 + ); + REG_14_D2_PT_1_200 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_14_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_14_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_14_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_14_D2_PT_1_IN4, + I5 => REG(14), + O => REG_14_D2_PT_1 + ); + REG_14_D2_201 : X_OR2 + port map ( + I0 => REG_14_D2_PT_0, + I1 => REG_14_D2_PT_1, + O => REG_14_D2 + ); + REG_14_CLKF_202 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_14_CLKF_IN0, + I1 => NlwInverterSignal_REG_14_CLKF_IN1, + O => REG_14_CLKF + ); + REG_14_SETF_203 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_14_IBUF, + O => REG_14_SETF + ); + REG_14_RSTF_204 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_14_RSTF_IN2, + O => REG_14_RSTF + ); + REG_15_Q_205 : X_BUF + port map ( + I => REG_15_Q, + O => REG(15) + ); + REG_15_tsimcreated_xor_Q_206 : X_XOR2 + port map ( + I0 => REG_15_D, + I1 => REG_15_Q, + O => REG_15_tsimcreated_xor_Q + ); + REG_15_tsimcreated_set_and_noreset_Q_207 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_15_tsimcreated_set_and_noreset_IN0, + I1 => REG_15_SETF, + O => REG_15_tsimcreated_set_and_noreset_Q + ); + REG_15_tsimcreated_prld_Q_208 : X_OR2 + port map ( + I0 => REG_15_RSTF, + I1 => PRLD, + O => REG_15_tsimcreated_prld_Q + ); + REG_15_REG : X_FF + port map ( + I => REG_15_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_15_CLKF, + SET => REG_15_tsimcreated_set_and_noreset_Q, + RST => REG_15_tsimcreated_prld_Q, + O => REG_15_Q + ); + REG_15_D_209 : X_XOR2 + port map ( + I0 => REG_15_D1, + I1 => REG_15_D2, + O => REG_15_D + ); + REG_15_D1_210 : X_ZERO + port map ( + O => REG_15_D1 + ); + REG_15_D2_PT_0_211 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_15_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_15_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_15_D2_PT_0_IN3, + I4 => REG(14), + I5 => NlwInverterSignal_REG_15_D2_PT_0_IN5, + O => REG_15_D2_PT_0 + ); + REG_15_D2_PT_1_212 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_15_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_15_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_15_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_15_D2_PT_1_IN4, + I5 => REG(15), + O => REG_15_D2_PT_1 + ); + REG_15_D2_213 : X_OR2 + port map ( + I0 => REG_15_D2_PT_0, + I1 => REG_15_D2_PT_1, + O => REG_15_D2 + ); + REG_15_CLKF_214 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_15_CLKF_IN0, + I1 => NlwInverterSignal_REG_15_CLKF_IN1, + O => REG_15_CLKF + ); + REG_15_SETF_215 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_15_IBUF, + O => REG_15_SETF + ); + REG_15_RSTF_216 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_15_RSTF_IN2, + O => REG_15_RSTF + ); + REG_16_Q_217 : X_BUF + port map ( + I => REG_16_Q, + O => REG(16) + ); + REG_16_tsimcreated_xor_Q_218 : X_XOR2 + port map ( + I0 => REG_16_D, + I1 => REG_16_Q, + O => REG_16_tsimcreated_xor_Q + ); + REG_16_tsimcreated_set_and_noreset_Q_219 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_16_tsimcreated_set_and_noreset_IN0, + I1 => REG_16_SETF, + O => REG_16_tsimcreated_set_and_noreset_Q + ); + REG_16_tsimcreated_prld_Q_220 : X_OR2 + port map ( + I0 => REG_16_RSTF, + I1 => PRLD, + O => REG_16_tsimcreated_prld_Q + ); + REG_16_REG : X_FF + port map ( + I => REG_16_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_16_CLKF, + SET => REG_16_tsimcreated_set_and_noreset_Q, + RST => REG_16_tsimcreated_prld_Q, + O => REG_16_Q + ); + REG_16_D_221 : X_XOR2 + port map ( + I0 => REG_16_D1, + I1 => REG_16_D2, + O => REG_16_D + ); + REG_16_D1_222 : X_ZERO + port map ( + O => REG_16_D1 + ); + REG_16_D2_PT_0_223 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_16_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_16_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_16_D2_PT_0_IN3, + I4 => REG(15), + I5 => NlwInverterSignal_REG_16_D2_PT_0_IN5, + O => REG_16_D2_PT_0 + ); + REG_16_D2_PT_1_224 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_16_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_16_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_16_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_16_D2_PT_1_IN4, + I5 => REG(16), + O => REG_16_D2_PT_1 + ); + REG_16_D2_225 : X_OR2 + port map ( + I0 => REG_16_D2_PT_0, + I1 => REG_16_D2_PT_1, + O => REG_16_D2 + ); + REG_16_CLKF_226 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_16_CLKF_IN0, + I1 => NlwInverterSignal_REG_16_CLKF_IN1, + O => REG_16_CLKF + ); + REG_16_SETF_227 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_16_IBUF, + O => REG_16_SETF + ); + REG_16_RSTF_228 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_16_RSTF_IN2, + O => REG_16_RSTF + ); + REG_17_Q_229 : X_BUF + port map ( + I => REG_17_Q, + O => REG(17) + ); + REG_17_tsimcreated_xor_Q_230 : X_XOR2 + port map ( + I0 => REG_17_D, + I1 => REG_17_Q, + O => REG_17_tsimcreated_xor_Q + ); + REG_17_tsimcreated_set_and_noreset_Q_231 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_17_tsimcreated_set_and_noreset_IN0, + I1 => REG_17_SETF, + O => REG_17_tsimcreated_set_and_noreset_Q + ); + REG_17_tsimcreated_prld_Q_232 : X_OR2 + port map ( + I0 => REG_17_RSTF, + I1 => PRLD, + O => REG_17_tsimcreated_prld_Q + ); + REG_17_REG : X_FF + port map ( + I => REG_17_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_17_CLKF, + SET => REG_17_tsimcreated_set_and_noreset_Q, + RST => REG_17_tsimcreated_prld_Q, + O => REG_17_Q + ); + REG_17_D_233 : X_XOR2 + port map ( + I0 => REG_17_D1, + I1 => REG_17_D2, + O => REG_17_D + ); + REG_17_D1_234 : X_ZERO + port map ( + O => REG_17_D1 + ); + REG_17_D2_PT_0_235 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_17_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_17_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_17_D2_PT_0_IN3, + I4 => REG(16), + I5 => NlwInverterSignal_REG_17_D2_PT_0_IN5, + O => REG_17_D2_PT_0 + ); + REG_17_D2_PT_1_236 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_17_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_17_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_17_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_17_D2_PT_1_IN4, + I5 => REG(17), + O => REG_17_D2_PT_1 + ); + REG_17_D2_237 : X_OR2 + port map ( + I0 => REG_17_D2_PT_0, + I1 => REG_17_D2_PT_1, + O => REG_17_D2 + ); + REG_17_CLKF_238 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_17_CLKF_IN0, + I1 => NlwInverterSignal_REG_17_CLKF_IN1, + O => REG_17_CLKF + ); + REG_17_SETF_239 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_17_IBUF, + O => REG_17_SETF + ); + REG_17_RSTF_240 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_17_RSTF_IN2, + O => REG_17_RSTF + ); + REG_18_Q_241 : X_BUF + port map ( + I => REG_18_Q, + O => REG(18) + ); + REG_18_tsimcreated_xor_Q_242 : X_XOR2 + port map ( + I0 => REG_18_D, + I1 => REG_18_Q, + O => REG_18_tsimcreated_xor_Q + ); + REG_18_tsimcreated_set_and_noreset_Q_243 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_18_tsimcreated_set_and_noreset_IN0, + I1 => REG_18_SETF, + O => REG_18_tsimcreated_set_and_noreset_Q + ); + REG_18_tsimcreated_prld_Q_244 : X_OR2 + port map ( + I0 => REG_18_RSTF, + I1 => PRLD, + O => REG_18_tsimcreated_prld_Q + ); + REG_18_REG : X_FF + port map ( + I => REG_18_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_18_CLKF, + SET => REG_18_tsimcreated_set_and_noreset_Q, + RST => REG_18_tsimcreated_prld_Q, + O => REG_18_Q + ); + REG_18_D_245 : X_XOR2 + port map ( + I0 => REG_18_D1, + I1 => REG_18_D2, + O => REG_18_D + ); + REG_18_D1_246 : X_ZERO + port map ( + O => REG_18_D1 + ); + REG_18_D2_PT_0_247 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_18_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_18_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_18_D2_PT_0_IN3, + I4 => REG(17), + I5 => NlwInverterSignal_REG_18_D2_PT_0_IN5, + O => REG_18_D2_PT_0 + ); + REG_18_D2_PT_1_248 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_18_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_18_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_18_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_18_D2_PT_1_IN4, + I5 => REG(18), + O => REG_18_D2_PT_1 + ); + REG_18_D2_249 : X_OR2 + port map ( + I0 => REG_18_D2_PT_0, + I1 => REG_18_D2_PT_1, + O => REG_18_D2 + ); + REG_18_CLKF_250 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_18_CLKF_IN0, + I1 => NlwInverterSignal_REG_18_CLKF_IN1, + O => REG_18_CLKF + ); + REG_18_SETF_251 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_18_IBUF, + O => REG_18_SETF + ); + REG_18_RSTF_252 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_18_RSTF_IN2, + O => REG_18_RSTF + ); + REG_19_Q_253 : X_BUF + port map ( + I => REG_19_Q, + O => REG(19) + ); + REG_19_tsimcreated_xor_Q_254 : X_XOR2 + port map ( + I0 => REG_19_D, + I1 => REG_19_Q, + O => REG_19_tsimcreated_xor_Q + ); + REG_19_tsimcreated_set_and_noreset_Q_255 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_19_tsimcreated_set_and_noreset_IN0, + I1 => REG_19_SETF, + O => REG_19_tsimcreated_set_and_noreset_Q + ); + REG_19_tsimcreated_prld_Q_256 : X_OR2 + port map ( + I0 => REG_19_RSTF, + I1 => PRLD, + O => REG_19_tsimcreated_prld_Q + ); + REG_19_REG : X_FF + port map ( + I => REG_19_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_19_CLKF, + SET => REG_19_tsimcreated_set_and_noreset_Q, + RST => REG_19_tsimcreated_prld_Q, + O => REG_19_Q + ); + REG_19_D_257 : X_XOR2 + port map ( + I0 => REG_19_D1, + I1 => REG_19_D2, + O => REG_19_D + ); + REG_19_D1_258 : X_ZERO + port map ( + O => REG_19_D1 + ); + REG_19_D2_PT_0_259 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_19_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_19_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_19_D2_PT_0_IN3, + I4 => REG(18), + I5 => NlwInverterSignal_REG_19_D2_PT_0_IN5, + O => REG_19_D2_PT_0 + ); + REG_19_D2_PT_1_260 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_19_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_19_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_19_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_19_D2_PT_1_IN4, + I5 => REG(19), + O => REG_19_D2_PT_1 + ); + REG_19_D2_261 : X_OR2 + port map ( + I0 => REG_19_D2_PT_0, + I1 => REG_19_D2_PT_1, + O => REG_19_D2 + ); + REG_19_CLKF_262 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_19_CLKF_IN0, + I1 => NlwInverterSignal_REG_19_CLKF_IN1, + O => REG_19_CLKF + ); + REG_19_SETF_263 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_19_IBUF, + O => REG_19_SETF + ); + REG_19_RSTF_264 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_19_RSTF_IN2, + O => REG_19_RSTF + ); + REG_1_Q_265 : X_BUF + port map ( + I => REG_1_Q, + O => REG(1) + ); + REG_1_tsimcreated_xor_Q_266 : X_XOR2 + port map ( + I0 => REG_1_D, + I1 => REG_1_Q, + O => REG_1_tsimcreated_xor_Q + ); + REG_1_tsimcreated_set_and_noreset_Q_267 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_SETF, + O => REG_1_tsimcreated_set_and_noreset_Q + ); + REG_1_tsimcreated_prld_Q_268 : X_OR2 + port map ( + I0 => REG_1_RSTF, + I1 => PRLD, + O => REG_1_tsimcreated_prld_Q + ); + REG_1_REG : X_FF + port map ( + I => REG_1_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_CLKF, + SET => REG_1_tsimcreated_set_and_noreset_Q, + RST => REG_1_tsimcreated_prld_Q, + O => REG_1_Q + ); + REG_1_D_269 : X_XOR2 + port map ( + I0 => REG_1_D1, + I1 => REG_1_D2, + O => REG_1_D + ); + REG_1_D1_270 : X_ZERO + port map ( + O => REG_1_D1 + ); + REG_1_D2_PT_0_271 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_1_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_1_D2_PT_0_IN3, + I4 => REG(0), + I5 => NlwInverterSignal_REG_1_D2_PT_0_IN5, + O => REG_1_D2_PT_0 + ); + REG_1_D2_PT_1_272 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_1_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_1_D2_PT_1_IN4, + I5 => REG(1), + O => REG_1_D2_PT_1 + ); + REG_1_D2_273 : X_OR2 + port map ( + I0 => REG_1_D2_PT_0, + I1 => REG_1_D2_PT_1, + O => REG_1_D2 + ); + REG_1_CLKF_274 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_CLKF_IN1, + O => REG_1_CLKF + ); + REG_1_SETF_275 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_1_IBUF, + O => REG_1_SETF + ); + REG_1_RSTF_276 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_1_RSTF_IN2, + O => REG_1_RSTF + ); + REG_20_Q_277 : X_BUF + port map ( + I => REG_20_Q, + O => REG(20) + ); + REG_20_tsimcreated_xor_Q_278 : X_XOR2 + port map ( + I0 => REG_20_D, + I1 => REG_20_Q, + O => REG_20_tsimcreated_xor_Q + ); + REG_20_tsimcreated_set_and_noreset_Q_279 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_20_tsimcreated_set_and_noreset_IN0, + I1 => REG_20_SETF, + O => REG_20_tsimcreated_set_and_noreset_Q + ); + REG_20_tsimcreated_prld_Q_280 : X_OR2 + port map ( + I0 => REG_20_RSTF, + I1 => PRLD, + O => REG_20_tsimcreated_prld_Q + ); + REG_20_REG : X_FF + port map ( + I => REG_20_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_20_CLKF, + SET => REG_20_tsimcreated_set_and_noreset_Q, + RST => REG_20_tsimcreated_prld_Q, + O => REG_20_Q + ); + REG_20_D_281 : X_XOR2 + port map ( + I0 => REG_20_D1, + I1 => REG_20_D2, + O => REG_20_D + ); + REG_20_D1_282 : X_ZERO + port map ( + O => REG_20_D1 + ); + REG_20_D2_PT_0_283 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_20_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_20_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_20_D2_PT_0_IN3, + I4 => REG(19), + I5 => NlwInverterSignal_REG_20_D2_PT_0_IN5, + O => REG_20_D2_PT_0 + ); + REG_20_D2_PT_1_284 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_20_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_20_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_20_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_20_D2_PT_1_IN4, + I5 => REG(20), + O => REG_20_D2_PT_1 + ); + REG_20_D2_285 : X_OR2 + port map ( + I0 => REG_20_D2_PT_0, + I1 => REG_20_D2_PT_1, + O => REG_20_D2 + ); + REG_20_CLKF_286 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_20_CLKF_IN0, + I1 => NlwInverterSignal_REG_20_CLKF_IN1, + O => REG_20_CLKF + ); + REG_20_SETF_287 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_20_IBUF, + O => REG_20_SETF + ); + REG_20_RSTF_288 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_20_RSTF_IN2, + O => REG_20_RSTF + ); + REG_21_Q_289 : X_BUF + port map ( + I => REG_21_Q, + O => REG(21) + ); + REG_21_tsimcreated_xor_Q_290 : X_XOR2 + port map ( + I0 => REG_21_D, + I1 => REG_21_Q, + O => REG_21_tsimcreated_xor_Q + ); + REG_21_tsimcreated_set_and_noreset_Q_291 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_21_tsimcreated_set_and_noreset_IN0, + I1 => REG_21_SETF, + O => REG_21_tsimcreated_set_and_noreset_Q + ); + REG_21_tsimcreated_prld_Q_292 : X_OR2 + port map ( + I0 => REG_21_RSTF, + I1 => PRLD, + O => REG_21_tsimcreated_prld_Q + ); + REG_21_REG : X_FF + port map ( + I => REG_21_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_21_CLKF, + SET => REG_21_tsimcreated_set_and_noreset_Q, + RST => REG_21_tsimcreated_prld_Q, + O => REG_21_Q + ); + REG_21_D_293 : X_XOR2 + port map ( + I0 => REG_21_D1, + I1 => REG_21_D2, + O => REG_21_D + ); + REG_21_D1_294 : X_ZERO + port map ( + O => REG_21_D1 + ); + REG_21_D2_PT_0_295 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_21_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_21_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_21_D2_PT_0_IN3, + I4 => REG(20), + I5 => NlwInverterSignal_REG_21_D2_PT_0_IN5, + O => REG_21_D2_PT_0 + ); + REG_21_D2_PT_1_296 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_21_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_21_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_21_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_21_D2_PT_1_IN4, + I5 => REG(21), + O => REG_21_D2_PT_1 + ); + REG_21_D2_297 : X_OR2 + port map ( + I0 => REG_21_D2_PT_0, + I1 => REG_21_D2_PT_1, + O => REG_21_D2 + ); + REG_21_CLKF_298 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_21_CLKF_IN0, + I1 => NlwInverterSignal_REG_21_CLKF_IN1, + O => REG_21_CLKF + ); + REG_21_SETF_299 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_21_IBUF, + O => REG_21_SETF + ); + REG_21_RSTF_300 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_21_RSTF_IN2, + O => REG_21_RSTF + ); + REG_22_Q_301 : X_BUF + port map ( + I => REG_22_Q, + O => REG(22) + ); + REG_22_tsimcreated_xor_Q_302 : X_XOR2 + port map ( + I0 => REG_22_D, + I1 => REG_22_Q, + O => REG_22_tsimcreated_xor_Q + ); + REG_22_tsimcreated_set_and_noreset_Q_303 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_22_tsimcreated_set_and_noreset_IN0, + I1 => REG_22_SETF, + O => REG_22_tsimcreated_set_and_noreset_Q + ); + REG_22_tsimcreated_prld_Q_304 : X_OR2 + port map ( + I0 => REG_22_RSTF, + I1 => PRLD, + O => REG_22_tsimcreated_prld_Q + ); + REG_22_REG : X_FF + port map ( + I => REG_22_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_22_CLKF, + SET => REG_22_tsimcreated_set_and_noreset_Q, + RST => REG_22_tsimcreated_prld_Q, + O => REG_22_Q + ); + REG_22_D_305 : X_XOR2 + port map ( + I0 => REG_22_D1, + I1 => REG_22_D2, + O => REG_22_D + ); + REG_22_D1_306 : X_ZERO + port map ( + O => REG_22_D1 + ); + REG_22_D2_PT_0_307 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_22_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_22_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_22_D2_PT_0_IN3, + I4 => REG(21), + I5 => NlwInverterSignal_REG_22_D2_PT_0_IN5, + O => REG_22_D2_PT_0 + ); + REG_22_D2_PT_1_308 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_22_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_22_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_22_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_22_D2_PT_1_IN4, + I5 => REG(22), + O => REG_22_D2_PT_1 + ); + REG_22_D2_309 : X_OR2 + port map ( + I0 => REG_22_D2_PT_0, + I1 => REG_22_D2_PT_1, + O => REG_22_D2 + ); + REG_22_CLKF_310 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_22_CLKF_IN0, + I1 => NlwInverterSignal_REG_22_CLKF_IN1, + O => REG_22_CLKF + ); + REG_22_SETF_311 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_22_IBUF, + O => REG_22_SETF + ); + REG_22_RSTF_312 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_22_RSTF_IN2, + O => REG_22_RSTF + ); + REG_23_Q_313 : X_BUF + port map ( + I => REG_23_Q, + O => REG(23) + ); + REG_23_tsimcreated_xor_Q_314 : X_XOR2 + port map ( + I0 => REG_23_D, + I1 => REG_23_Q, + O => REG_23_tsimcreated_xor_Q + ); + REG_23_tsimcreated_set_and_noreset_Q_315 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_23_tsimcreated_set_and_noreset_IN0, + I1 => REG_23_SETF, + O => REG_23_tsimcreated_set_and_noreset_Q + ); + REG_23_tsimcreated_prld_Q_316 : X_OR2 + port map ( + I0 => REG_23_RSTF, + I1 => PRLD, + O => REG_23_tsimcreated_prld_Q + ); + REG_23_REG : X_FF + port map ( + I => REG_23_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_23_CLKF, + SET => REG_23_tsimcreated_set_and_noreset_Q, + RST => REG_23_tsimcreated_prld_Q, + O => REG_23_Q + ); + REG_23_D_317 : X_XOR2 + port map ( + I0 => REG_23_D1, + I1 => REG_23_D2, + O => REG_23_D + ); + REG_23_D1_318 : X_ZERO + port map ( + O => REG_23_D1 + ); + REG_23_D2_PT_0_319 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_23_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_23_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_23_D2_PT_0_IN3, + I4 => REG(22), + I5 => NlwInverterSignal_REG_23_D2_PT_0_IN5, + O => REG_23_D2_PT_0 + ); + REG_23_D2_PT_1_320 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_23_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_23_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_23_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_23_D2_PT_1_IN4, + I5 => REG(23), + O => REG_23_D2_PT_1 + ); + REG_23_D2_321 : X_OR2 + port map ( + I0 => REG_23_D2_PT_0, + I1 => REG_23_D2_PT_1, + O => REG_23_D2 + ); + REG_23_CLKF_322 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_23_CLKF_IN0, + I1 => NlwInverterSignal_REG_23_CLKF_IN1, + O => REG_23_CLKF + ); + REG_23_SETF_323 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_23_IBUF, + O => REG_23_SETF + ); + REG_23_RSTF_324 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_23_RSTF_IN2, + O => REG_23_RSTF + ); + REG_24_Q_325 : X_BUF + port map ( + I => REG_24_Q, + O => REG(24) + ); + REG_24_tsimcreated_xor_Q_326 : X_XOR2 + port map ( + I0 => REG_24_D, + I1 => REG_24_Q, + O => REG_24_tsimcreated_xor_Q + ); + REG_24_tsimcreated_set_and_noreset_Q_327 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_24_tsimcreated_set_and_noreset_IN0, + I1 => REG_24_SETF, + O => REG_24_tsimcreated_set_and_noreset_Q + ); + REG_24_tsimcreated_prld_Q_328 : X_OR2 + port map ( + I0 => REG_24_RSTF, + I1 => PRLD, + O => REG_24_tsimcreated_prld_Q + ); + REG_24_REG : X_FF + port map ( + I => REG_24_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_24_CLKF, + SET => REG_24_tsimcreated_set_and_noreset_Q, + RST => REG_24_tsimcreated_prld_Q, + O => REG_24_Q + ); + REG_24_D_329 : X_XOR2 + port map ( + I0 => REG_24_D1, + I1 => REG_24_D2, + O => REG_24_D + ); + REG_24_D1_330 : X_ZERO + port map ( + O => REG_24_D1 + ); + REG_24_D2_PT_0_331 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_24_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_24_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_24_D2_PT_0_IN3, + I4 => REG(23), + I5 => NlwInverterSignal_REG_24_D2_PT_0_IN5, + O => REG_24_D2_PT_0 + ); + REG_24_D2_PT_1_332 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_24_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_24_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_24_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_24_D2_PT_1_IN4, + I5 => REG(24), + O => REG_24_D2_PT_1 + ); + REG_24_D2_333 : X_OR2 + port map ( + I0 => REG_24_D2_PT_0, + I1 => REG_24_D2_PT_1, + O => REG_24_D2 + ); + REG_24_CLKF_334 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_24_CLKF_IN0, + I1 => NlwInverterSignal_REG_24_CLKF_IN1, + O => REG_24_CLKF + ); + REG_24_SETF_335 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_24_IBUF, + O => REG_24_SETF + ); + REG_24_RSTF_336 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_24_RSTF_IN2, + O => REG_24_RSTF + ); + REG_25_Q_337 : X_BUF + port map ( + I => REG_25_Q, + O => REG(25) + ); + REG_25_tsimcreated_xor_Q_338 : X_XOR2 + port map ( + I0 => REG_25_D, + I1 => REG_25_Q, + O => REG_25_tsimcreated_xor_Q + ); + REG_25_tsimcreated_set_and_noreset_Q_339 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_25_tsimcreated_set_and_noreset_IN0, + I1 => REG_25_SETF, + O => REG_25_tsimcreated_set_and_noreset_Q + ); + REG_25_tsimcreated_prld_Q_340 : X_OR2 + port map ( + I0 => REG_25_RSTF, + I1 => PRLD, + O => REG_25_tsimcreated_prld_Q + ); + REG_25_REG : X_FF + port map ( + I => REG_25_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_25_CLKF, + SET => REG_25_tsimcreated_set_and_noreset_Q, + RST => REG_25_tsimcreated_prld_Q, + O => REG_25_Q + ); + REG_25_D_341 : X_XOR2 + port map ( + I0 => REG_25_D1, + I1 => REG_25_D2, + O => REG_25_D + ); + REG_25_D1_342 : X_ZERO + port map ( + O => REG_25_D1 + ); + REG_25_D2_PT_0_343 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_25_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_25_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_25_D2_PT_0_IN3, + I4 => REG(24), + I5 => NlwInverterSignal_REG_25_D2_PT_0_IN5, + O => REG_25_D2_PT_0 + ); + REG_25_D2_PT_1_344 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_25_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_25_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_25_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_25_D2_PT_1_IN4, + I5 => REG(25), + O => REG_25_D2_PT_1 + ); + REG_25_D2_345 : X_OR2 + port map ( + I0 => REG_25_D2_PT_0, + I1 => REG_25_D2_PT_1, + O => REG_25_D2 + ); + REG_25_CLKF_346 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_25_CLKF_IN0, + I1 => NlwInverterSignal_REG_25_CLKF_IN1, + O => REG_25_CLKF + ); + REG_25_SETF_347 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_25_IBUF, + O => REG_25_SETF + ); + REG_25_RSTF_348 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_25_RSTF_IN2, + O => REG_25_RSTF + ); + REG_26_Q_349 : X_BUF + port map ( + I => REG_26_Q, + O => REG(26) + ); + REG_26_tsimcreated_xor_Q_350 : X_XOR2 + port map ( + I0 => REG_26_D, + I1 => REG_26_Q, + O => REG_26_tsimcreated_xor_Q + ); + REG_26_tsimcreated_set_and_noreset_Q_351 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_26_tsimcreated_set_and_noreset_IN0, + I1 => REG_26_SETF, + O => REG_26_tsimcreated_set_and_noreset_Q + ); + REG_26_tsimcreated_prld_Q_352 : X_OR2 + port map ( + I0 => REG_26_RSTF, + I1 => PRLD, + O => REG_26_tsimcreated_prld_Q + ); + REG_26_REG : X_FF + port map ( + I => REG_26_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_26_CLKF, + SET => REG_26_tsimcreated_set_and_noreset_Q, + RST => REG_26_tsimcreated_prld_Q, + O => REG_26_Q + ); + REG_26_D_353 : X_XOR2 + port map ( + I0 => REG_26_D1, + I1 => REG_26_D2, + O => REG_26_D + ); + REG_26_D1_354 : X_ZERO + port map ( + O => REG_26_D1 + ); + REG_26_D2_PT_0_355 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_26_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_26_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_26_D2_PT_0_IN3, + I4 => REG(25), + I5 => NlwInverterSignal_REG_26_D2_PT_0_IN5, + O => REG_26_D2_PT_0 + ); + REG_26_D2_PT_1_356 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_26_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_26_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_26_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_26_D2_PT_1_IN4, + I5 => REG(26), + O => REG_26_D2_PT_1 + ); + REG_26_D2_357 : X_OR2 + port map ( + I0 => REG_26_D2_PT_0, + I1 => REG_26_D2_PT_1, + O => REG_26_D2 + ); + REG_26_CLKF_358 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_26_CLKF_IN0, + I1 => NlwInverterSignal_REG_26_CLKF_IN1, + O => REG_26_CLKF + ); + REG_26_SETF_359 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_26_IBUF, + O => REG_26_SETF + ); + REG_26_RSTF_360 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_26_RSTF_IN2, + O => REG_26_RSTF + ); + REG_27_Q_361 : X_BUF + port map ( + I => REG_27_Q, + O => REG(27) + ); + REG_27_tsimcreated_xor_Q_362 : X_XOR2 + port map ( + I0 => REG_27_D, + I1 => REG_27_Q, + O => REG_27_tsimcreated_xor_Q + ); + REG_27_tsimcreated_set_and_noreset_Q_363 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_27_tsimcreated_set_and_noreset_IN0, + I1 => REG_27_SETF, + O => REG_27_tsimcreated_set_and_noreset_Q + ); + REG_27_tsimcreated_prld_Q_364 : X_OR2 + port map ( + I0 => REG_27_RSTF, + I1 => PRLD, + O => REG_27_tsimcreated_prld_Q + ); + REG_27_REG : X_FF + port map ( + I => REG_27_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_27_CLKF, + SET => REG_27_tsimcreated_set_and_noreset_Q, + RST => REG_27_tsimcreated_prld_Q, + O => REG_27_Q + ); + REG_27_D_365 : X_XOR2 + port map ( + I0 => REG_27_D1, + I1 => REG_27_D2, + O => REG_27_D + ); + REG_27_D1_366 : X_ZERO + port map ( + O => REG_27_D1 + ); + REG_27_D2_PT_0_367 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_27_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_27_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_27_D2_PT_0_IN3, + I4 => REG(26), + I5 => NlwInverterSignal_REG_27_D2_PT_0_IN5, + O => REG_27_D2_PT_0 + ); + REG_27_D2_PT_1_368 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_27_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_27_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_27_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_27_D2_PT_1_IN4, + I5 => REG(27), + O => REG_27_D2_PT_1 + ); + REG_27_D2_369 : X_OR2 + port map ( + I0 => REG_27_D2_PT_0, + I1 => REG_27_D2_PT_1, + O => REG_27_D2 + ); + REG_27_CLKF_370 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_27_CLKF_IN0, + I1 => NlwInverterSignal_REG_27_CLKF_IN1, + O => REG_27_CLKF + ); + REG_27_SETF_371 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_27_IBUF, + O => REG_27_SETF + ); + REG_27_RSTF_372 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_27_RSTF_IN2, + O => REG_27_RSTF + ); + REG_28_Q_373 : X_BUF + port map ( + I => REG_28_Q, + O => REG(28) + ); + REG_28_tsimcreated_xor_Q_374 : X_XOR2 + port map ( + I0 => REG_28_D, + I1 => REG_28_Q, + O => REG_28_tsimcreated_xor_Q + ); + REG_28_tsimcreated_set_and_noreset_Q_375 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_28_tsimcreated_set_and_noreset_IN0, + I1 => REG_28_SETF, + O => REG_28_tsimcreated_set_and_noreset_Q + ); + REG_28_tsimcreated_prld_Q_376 : X_OR2 + port map ( + I0 => REG_28_RSTF, + I1 => PRLD, + O => REG_28_tsimcreated_prld_Q + ); + REG_28_REG : X_FF + port map ( + I => REG_28_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_28_CLKF, + SET => REG_28_tsimcreated_set_and_noreset_Q, + RST => REG_28_tsimcreated_prld_Q, + O => REG_28_Q + ); + REG_28_D_377 : X_XOR2 + port map ( + I0 => REG_28_D1, + I1 => REG_28_D2, + O => REG_28_D + ); + REG_28_D1_378 : X_ZERO + port map ( + O => REG_28_D1 + ); + REG_28_D2_PT_0_379 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_28_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_28_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_28_D2_PT_0_IN3, + I4 => REG(27), + I5 => NlwInverterSignal_REG_28_D2_PT_0_IN5, + O => REG_28_D2_PT_0 + ); + REG_28_D2_PT_1_380 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_28_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_28_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_28_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_28_D2_PT_1_IN4, + I5 => REG(28), + O => REG_28_D2_PT_1 + ); + REG_28_D2_381 : X_OR2 + port map ( + I0 => REG_28_D2_PT_0, + I1 => REG_28_D2_PT_1, + O => REG_28_D2 + ); + REG_28_CLKF_382 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_28_CLKF_IN0, + I1 => NlwInverterSignal_REG_28_CLKF_IN1, + O => REG_28_CLKF + ); + REG_28_SETF_383 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_28_IBUF, + O => REG_28_SETF + ); + REG_28_RSTF_384 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_28_RSTF_IN2, + O => REG_28_RSTF + ); + REG_29_Q_385 : X_BUF + port map ( + I => REG_29_Q, + O => REG(29) + ); + REG_29_tsimcreated_xor_Q_386 : X_XOR2 + port map ( + I0 => REG_29_D, + I1 => REG_29_Q, + O => REG_29_tsimcreated_xor_Q + ); + REG_29_tsimcreated_set_and_noreset_Q_387 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_29_tsimcreated_set_and_noreset_IN0, + I1 => REG_29_SETF, + O => REG_29_tsimcreated_set_and_noreset_Q + ); + REG_29_tsimcreated_prld_Q_388 : X_OR2 + port map ( + I0 => REG_29_RSTF, + I1 => PRLD, + O => REG_29_tsimcreated_prld_Q + ); + REG_29_REG : X_FF + port map ( + I => REG_29_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_29_CLKF, + SET => REG_29_tsimcreated_set_and_noreset_Q, + RST => REG_29_tsimcreated_prld_Q, + O => REG_29_Q + ); + REG_29_D_389 : X_XOR2 + port map ( + I0 => REG_29_D1, + I1 => REG_29_D2, + O => REG_29_D + ); + REG_29_D1_390 : X_ZERO + port map ( + O => REG_29_D1 + ); + REG_29_D2_PT_0_391 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_29_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_29_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_29_D2_PT_0_IN3, + I4 => REG(28), + I5 => NlwInverterSignal_REG_29_D2_PT_0_IN5, + O => REG_29_D2_PT_0 + ); + REG_29_D2_PT_1_392 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_29_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_29_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_29_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_29_D2_PT_1_IN4, + I5 => REG(29), + O => REG_29_D2_PT_1 + ); + REG_29_D2_393 : X_OR2 + port map ( + I0 => REG_29_D2_PT_0, + I1 => REG_29_D2_PT_1, + O => REG_29_D2 + ); + REG_29_CLKF_394 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_29_CLKF_IN0, + I1 => NlwInverterSignal_REG_29_CLKF_IN1, + O => REG_29_CLKF + ); + REG_29_SETF_395 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_29_IBUF, + O => REG_29_SETF + ); + REG_29_RSTF_396 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_29_RSTF_IN2, + O => REG_29_RSTF + ); + REG_2_Q_397 : X_BUF + port map ( + I => REG_2_Q, + O => REG(2) + ); + REG_2_tsimcreated_xor_Q_398 : X_XOR2 + port map ( + I0 => REG_2_D, + I1 => REG_2_Q, + O => REG_2_tsimcreated_xor_Q + ); + REG_2_tsimcreated_set_and_noreset_Q_399 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_2_tsimcreated_set_and_noreset_IN0, + I1 => REG_2_SETF, + O => REG_2_tsimcreated_set_and_noreset_Q + ); + REG_2_tsimcreated_prld_Q_400 : X_OR2 + port map ( + I0 => REG_2_RSTF, + I1 => PRLD, + O => REG_2_tsimcreated_prld_Q + ); + REG_2_REG : X_FF + port map ( + I => REG_2_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_2_CLKF, + SET => REG_2_tsimcreated_set_and_noreset_Q, + RST => REG_2_tsimcreated_prld_Q, + O => REG_2_Q + ); + REG_2_D_401 : X_XOR2 + port map ( + I0 => REG_2_D1, + I1 => REG_2_D2, + O => REG_2_D + ); + REG_2_D1_402 : X_ZERO + port map ( + O => REG_2_D1 + ); + REG_2_D2_PT_0_403 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_2_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_2_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_2_D2_PT_0_IN3, + I4 => REG(1), + I5 => NlwInverterSignal_REG_2_D2_PT_0_IN5, + O => REG_2_D2_PT_0 + ); + REG_2_D2_PT_1_404 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_2_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_2_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_2_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_2_D2_PT_1_IN4, + I5 => REG(2), + O => REG_2_D2_PT_1 + ); + REG_2_D2_405 : X_OR2 + port map ( + I0 => REG_2_D2_PT_0, + I1 => REG_2_D2_PT_1, + O => REG_2_D2 + ); + REG_2_CLKF_406 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_2_CLKF_IN0, + I1 => NlwInverterSignal_REG_2_CLKF_IN1, + O => REG_2_CLKF + ); + REG_2_SETF_407 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_2_IBUF, + O => REG_2_SETF + ); + REG_2_RSTF_408 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_2_RSTF_IN2, + O => REG_2_RSTF + ); + REG_30_Q_409 : X_BUF + port map ( + I => REG_30_Q, + O => REG(30) + ); + REG_30_tsimcreated_xor_Q_410 : X_XOR2 + port map ( + I0 => REG_30_D, + I1 => REG_30_Q, + O => REG_30_tsimcreated_xor_Q + ); + REG_30_tsimcreated_set_and_noreset_Q_411 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_30_tsimcreated_set_and_noreset_IN0, + I1 => REG_30_SETF, + O => REG_30_tsimcreated_set_and_noreset_Q + ); + REG_30_tsimcreated_prld_Q_412 : X_OR2 + port map ( + I0 => REG_30_RSTF, + I1 => PRLD, + O => REG_30_tsimcreated_prld_Q + ); + REG_30_REG : X_FF + port map ( + I => REG_30_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_30_CLKF, + SET => REG_30_tsimcreated_set_and_noreset_Q, + RST => REG_30_tsimcreated_prld_Q, + O => REG_30_Q + ); + REG_30_D_413 : X_XOR2 + port map ( + I0 => REG_30_D1, + I1 => REG_30_D2, + O => REG_30_D + ); + REG_30_D1_414 : X_ZERO + port map ( + O => REG_30_D1 + ); + REG_30_D2_PT_0_415 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_30_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_30_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => REG(30), + I4 => NlwInverterSignal_REG_30_D2_PT_0_IN4, + I5 => NlwInverterSignal_REG_30_D2_PT_0_IN5, + O => REG_30_D2_PT_0 + ); + REG_30_D2_PT_1_416 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_30_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_30_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_30_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_30_D2_PT_1_IN4, + I5 => REG(29), + O => REG_30_D2_PT_1 + ); + REG_30_D2_417 : X_OR2 + port map ( + I0 => REG_30_D2_PT_0, + I1 => REG_30_D2_PT_1, + O => REG_30_D2 + ); + REG_30_CLKF_418 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_30_CLKF_IN0, + I1 => NlwInverterSignal_REG_30_CLKF_IN1, + O => REG_30_CLKF + ); + REG_30_SETF_419 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_30_IBUF, + O => REG_30_SETF + ); + REG_30_RSTF_420 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_30_RSTF_IN2, + O => REG_30_RSTF + ); + REG_3_Q_421 : X_BUF + port map ( + I => REG_3_Q, + O => REG(3) + ); + REG_3_tsimcreated_xor_Q_422 : X_XOR2 + port map ( + I0 => REG_3_D, + I1 => REG_3_Q, + O => REG_3_tsimcreated_xor_Q + ); + REG_3_tsimcreated_set_and_noreset_Q_423 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_3_tsimcreated_set_and_noreset_IN0, + I1 => REG_3_SETF, + O => REG_3_tsimcreated_set_and_noreset_Q + ); + REG_3_tsimcreated_prld_Q_424 : X_OR2 + port map ( + I0 => REG_3_RSTF, + I1 => PRLD, + O => REG_3_tsimcreated_prld_Q + ); + REG_3_REG : X_FF + port map ( + I => REG_3_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_3_CLKF, + SET => REG_3_tsimcreated_set_and_noreset_Q, + RST => REG_3_tsimcreated_prld_Q, + O => REG_3_Q + ); + REG_3_D_425 : X_XOR2 + port map ( + I0 => REG_3_D1, + I1 => REG_3_D2, + O => REG_3_D + ); + REG_3_D1_426 : X_ZERO + port map ( + O => REG_3_D1 + ); + REG_3_D2_PT_0_427 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_3_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_3_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_3_D2_PT_0_IN3, + I4 => REG(2), + I5 => NlwInverterSignal_REG_3_D2_PT_0_IN5, + O => REG_3_D2_PT_0 + ); + REG_3_D2_PT_1_428 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_3_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_3_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_3_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_3_D2_PT_1_IN4, + I5 => REG(3), + O => REG_3_D2_PT_1 + ); + REG_3_D2_429 : X_OR2 + port map ( + I0 => REG_3_D2_PT_0, + I1 => REG_3_D2_PT_1, + O => REG_3_D2 + ); + REG_3_CLKF_430 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_3_CLKF_IN0, + I1 => NlwInverterSignal_REG_3_CLKF_IN1, + O => REG_3_CLKF + ); + REG_3_SETF_431 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_3_IBUF, + O => REG_3_SETF + ); + REG_3_RSTF_432 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_3_RSTF_IN2, + O => REG_3_RSTF + ); + REG_4_Q_433 : X_BUF + port map ( + I => REG_4_Q, + O => REG(4) + ); + REG_4_tsimcreated_xor_Q_434 : X_XOR2 + port map ( + I0 => REG_4_D, + I1 => REG_4_Q, + O => REG_4_tsimcreated_xor_Q + ); + REG_4_tsimcreated_set_and_noreset_Q_435 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_4_tsimcreated_set_and_noreset_IN0, + I1 => REG_4_SETF, + O => REG_4_tsimcreated_set_and_noreset_Q + ); + REG_4_tsimcreated_prld_Q_436 : X_OR2 + port map ( + I0 => REG_4_RSTF, + I1 => PRLD, + O => REG_4_tsimcreated_prld_Q + ); + REG_4_REG : X_FF + port map ( + I => REG_4_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_4_CLKF, + SET => REG_4_tsimcreated_set_and_noreset_Q, + RST => REG_4_tsimcreated_prld_Q, + O => REG_4_Q + ); + REG_4_D_437 : X_XOR2 + port map ( + I0 => REG_4_D1, + I1 => REG_4_D2, + O => REG_4_D + ); + REG_4_D1_438 : X_ZERO + port map ( + O => REG_4_D1 + ); + REG_4_D2_PT_0_439 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_4_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_4_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_4_D2_PT_0_IN3, + I4 => REG(3), + I5 => NlwInverterSignal_REG_4_D2_PT_0_IN5, + O => REG_4_D2_PT_0 + ); + REG_4_D2_PT_1_440 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_4_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_4_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_4_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_4_D2_PT_1_IN4, + I5 => REG(4), + O => REG_4_D2_PT_1 + ); + REG_4_D2_441 : X_OR2 + port map ( + I0 => REG_4_D2_PT_0, + I1 => REG_4_D2_PT_1, + O => REG_4_D2 + ); + REG_4_CLKF_442 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_4_CLKF_IN0, + I1 => NlwInverterSignal_REG_4_CLKF_IN1, + O => REG_4_CLKF + ); + REG_4_SETF_443 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_4_IBUF, + O => REG_4_SETF + ); + REG_4_RSTF_444 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_4_RSTF_IN2, + O => REG_4_RSTF + ); + REG_5_Q_445 : X_BUF + port map ( + I => REG_5_Q, + O => REG(5) + ); + REG_5_tsimcreated_xor_Q_446 : X_XOR2 + port map ( + I0 => REG_5_D, + I1 => REG_5_Q, + O => REG_5_tsimcreated_xor_Q + ); + REG_5_tsimcreated_set_and_noreset_Q_447 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_5_tsimcreated_set_and_noreset_IN0, + I1 => REG_5_SETF, + O => REG_5_tsimcreated_set_and_noreset_Q + ); + REG_5_tsimcreated_prld_Q_448 : X_OR2 + port map ( + I0 => REG_5_RSTF, + I1 => PRLD, + O => REG_5_tsimcreated_prld_Q + ); + REG_5_REG : X_FF + port map ( + I => REG_5_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_5_CLKF, + SET => REG_5_tsimcreated_set_and_noreset_Q, + RST => REG_5_tsimcreated_prld_Q, + O => REG_5_Q + ); + REG_5_D_449 : X_XOR2 + port map ( + I0 => REG_5_D1, + I1 => REG_5_D2, + O => REG_5_D + ); + REG_5_D1_450 : X_ZERO + port map ( + O => REG_5_D1 + ); + REG_5_D2_PT_0_451 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_5_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_5_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_5_D2_PT_0_IN3, + I4 => REG(4), + I5 => NlwInverterSignal_REG_5_D2_PT_0_IN5, + O => REG_5_D2_PT_0 + ); + REG_5_D2_PT_1_452 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_5_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_5_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_5_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_5_D2_PT_1_IN4, + I5 => REG(5), + O => REG_5_D2_PT_1 + ); + REG_5_D2_453 : X_OR2 + port map ( + I0 => REG_5_D2_PT_0, + I1 => REG_5_D2_PT_1, + O => REG_5_D2 + ); + REG_5_CLKF_454 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_5_CLKF_IN0, + I1 => NlwInverterSignal_REG_5_CLKF_IN1, + O => REG_5_CLKF + ); + REG_5_SETF_455 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_5_IBUF, + O => REG_5_SETF + ); + REG_5_RSTF_456 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_5_RSTF_IN2, + O => REG_5_RSTF + ); + REG_6_Q_457 : X_BUF + port map ( + I => REG_6_Q, + O => REG(6) + ); + REG_6_tsimcreated_xor_Q_458 : X_XOR2 + port map ( + I0 => REG_6_D, + I1 => REG_6_Q, + O => REG_6_tsimcreated_xor_Q + ); + REG_6_tsimcreated_set_and_noreset_Q_459 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_6_tsimcreated_set_and_noreset_IN0, + I1 => REG_6_SETF, + O => REG_6_tsimcreated_set_and_noreset_Q + ); + REG_6_tsimcreated_prld_Q_460 : X_OR2 + port map ( + I0 => REG_6_RSTF, + I1 => PRLD, + O => REG_6_tsimcreated_prld_Q + ); + REG_6_REG : X_FF + port map ( + I => REG_6_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_6_CLKF, + SET => REG_6_tsimcreated_set_and_noreset_Q, + RST => REG_6_tsimcreated_prld_Q, + O => REG_6_Q + ); + REG_6_D_461 : X_XOR2 + port map ( + I0 => REG_6_D1, + I1 => REG_6_D2, + O => REG_6_D + ); + REG_6_D1_462 : X_ZERO + port map ( + O => REG_6_D1 + ); + REG_6_D2_PT_0_463 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_6_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_6_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_6_D2_PT_0_IN3, + I4 => REG(5), + I5 => NlwInverterSignal_REG_6_D2_PT_0_IN5, + O => REG_6_D2_PT_0 + ); + REG_6_D2_PT_1_464 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_6_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_6_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_6_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_6_D2_PT_1_IN4, + I5 => REG(6), + O => REG_6_D2_PT_1 + ); + REG_6_D2_465 : X_OR2 + port map ( + I0 => REG_6_D2_PT_0, + I1 => REG_6_D2_PT_1, + O => REG_6_D2 + ); + REG_6_CLKF_466 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_6_CLKF_IN0, + I1 => NlwInverterSignal_REG_6_CLKF_IN1, + O => REG_6_CLKF + ); + REG_6_SETF_467 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_6_IBUF, + O => REG_6_SETF + ); + REG_6_RSTF_468 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_6_RSTF_IN2, + O => REG_6_RSTF + ); + REG_7_Q_469 : X_BUF + port map ( + I => REG_7_Q, + O => REG(7) + ); + REG_7_tsimcreated_xor_Q_470 : X_XOR2 + port map ( + I0 => REG_7_D, + I1 => REG_7_Q, + O => REG_7_tsimcreated_xor_Q + ); + REG_7_tsimcreated_set_and_noreset_Q_471 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_7_tsimcreated_set_and_noreset_IN0, + I1 => REG_7_SETF, + O => REG_7_tsimcreated_set_and_noreset_Q + ); + REG_7_tsimcreated_prld_Q_472 : X_OR2 + port map ( + I0 => REG_7_RSTF, + I1 => PRLD, + O => REG_7_tsimcreated_prld_Q + ); + REG_7_REG : X_FF + port map ( + I => REG_7_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_7_CLKF, + SET => REG_7_tsimcreated_set_and_noreset_Q, + RST => REG_7_tsimcreated_prld_Q, + O => REG_7_Q + ); + REG_7_D_473 : X_XOR2 + port map ( + I0 => REG_7_D1, + I1 => REG_7_D2, + O => REG_7_D + ); + REG_7_D1_474 : X_ZERO + port map ( + O => REG_7_D1 + ); + REG_7_D2_PT_0_475 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_7_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_7_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_7_D2_PT_0_IN3, + I4 => REG(6), + I5 => NlwInverterSignal_REG_7_D2_PT_0_IN5, + O => REG_7_D2_PT_0 + ); + REG_7_D2_PT_1_476 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_7_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_7_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_7_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_7_D2_PT_1_IN4, + I5 => REG(7), + O => REG_7_D2_PT_1 + ); + REG_7_D2_477 : X_OR2 + port map ( + I0 => REG_7_D2_PT_0, + I1 => REG_7_D2_PT_1, + O => REG_7_D2 + ); + REG_7_CLKF_478 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_7_CLKF_IN0, + I1 => NlwInverterSignal_REG_7_CLKF_IN1, + O => REG_7_CLKF + ); + REG_7_SETF_479 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_7_IBUF, + O => REG_7_SETF + ); + REG_7_RSTF_480 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_7_RSTF_IN2, + O => REG_7_RSTF + ); + REG_8_Q_481 : X_BUF + port map ( + I => REG_8_Q, + O => REG(8) + ); + REG_8_tsimcreated_xor_Q_482 : X_XOR2 + port map ( + I0 => REG_8_D, + I1 => REG_8_Q, + O => REG_8_tsimcreated_xor_Q + ); + REG_8_tsimcreated_set_and_noreset_Q_483 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_8_tsimcreated_set_and_noreset_IN0, + I1 => REG_8_SETF, + O => REG_8_tsimcreated_set_and_noreset_Q + ); + REG_8_tsimcreated_prld_Q_484 : X_OR2 + port map ( + I0 => REG_8_RSTF, + I1 => PRLD, + O => REG_8_tsimcreated_prld_Q + ); + REG_8_REG : X_FF + port map ( + I => REG_8_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_8_CLKF, + SET => REG_8_tsimcreated_set_and_noreset_Q, + RST => REG_8_tsimcreated_prld_Q, + O => REG_8_Q + ); + REG_8_D_485 : X_XOR2 + port map ( + I0 => REG_8_D1, + I1 => REG_8_D2, + O => REG_8_D + ); + REG_8_D1_486 : X_ZERO + port map ( + O => REG_8_D1 + ); + REG_8_D2_PT_0_487 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_8_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_8_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_8_D2_PT_0_IN3, + I4 => REG(7), + I5 => NlwInverterSignal_REG_8_D2_PT_0_IN5, + O => REG_8_D2_PT_0 + ); + REG_8_D2_PT_1_488 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_8_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_8_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_8_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_8_D2_PT_1_IN4, + I5 => REG(8), + O => REG_8_D2_PT_1 + ); + REG_8_D2_489 : X_OR2 + port map ( + I0 => REG_8_D2_PT_0, + I1 => REG_8_D2_PT_1, + O => REG_8_D2 + ); + REG_8_CLKF_490 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_8_CLKF_IN0, + I1 => NlwInverterSignal_REG_8_CLKF_IN1, + O => REG_8_CLKF + ); + REG_8_SETF_491 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_8_IBUF, + O => REG_8_SETF + ); + REG_8_RSTF_492 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_8_RSTF_IN2, + O => REG_8_RSTF + ); + REG_9_Q_493 : X_BUF + port map ( + I => REG_9_Q, + O => REG(9) + ); + REG_9_tsimcreated_xor_Q_494 : X_XOR2 + port map ( + I0 => REG_9_D, + I1 => REG_9_Q, + O => REG_9_tsimcreated_xor_Q + ); + REG_9_tsimcreated_set_and_noreset_Q_495 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_9_tsimcreated_set_and_noreset_IN0, + I1 => REG_9_SETF, + O => REG_9_tsimcreated_set_and_noreset_Q + ); + REG_9_tsimcreated_prld_Q_496 : X_OR2 + port map ( + I0 => REG_9_RSTF, + I1 => PRLD, + O => REG_9_tsimcreated_prld_Q + ); + REG_9_REG : X_FF + port map ( + I => REG_9_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_9_CLKF, + SET => REG_9_tsimcreated_set_and_noreset_Q, + RST => REG_9_tsimcreated_prld_Q, + O => REG_9_Q + ); + REG_9_D_497 : X_XOR2 + port map ( + I0 => REG_9_D1, + I1 => REG_9_D2, + O => REG_9_D + ); + REG_9_D1_498 : X_ZERO + port map ( + O => REG_9_D1 + ); + REG_9_D2_PT_0_499 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_9_D2_PT_0_IN0, + I1 => NlwInverterSignal_REG_9_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_9_D2_PT_0_IN3, + I4 => REG(9), + I5 => NlwInverterSignal_REG_9_D2_PT_0_IN5, + O => REG_9_D2_PT_0 + ); + REG_9_D2_PT_1_500 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_9_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_9_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_9_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_9_D2_PT_1_IN4, + I5 => REG(8), + O => REG_9_D2_PT_1 + ); + REG_9_D2_501 : X_OR2 + port map ( + I0 => REG_9_D2_PT_0, + I1 => REG_9_D2_PT_1, + O => REG_9_D2 + ); + REG_9_CLKF_502 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_9_CLKF_IN0, + I1 => NlwInverterSignal_REG_9_CLKF_IN1, + O => REG_9_CLKF + ); + REG_9_SETF_503 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => DIN_9_IBUF, + O => REG_9_SETF + ); + REG_9_RSTF_504 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => SREG_IS_EMPTY, + I2 => NlwInverterSignal_REG_9_RSTF_IN2, + O => REG_9_RSTF + ); + count_5_Q_505 : X_BUF + port map ( + I => count_5_Q, + O => count(5) + ); + count_5_EXP_506 : X_BUF + port map ( + I => count_5_EXP_tsimrenamed_net_Q, + O => count_5_EXP + ); + count_5_tsimcreated_xor_Q_507 : X_XOR2 + port map ( + I0 => count_5_D, + I1 => count_5_Q, + O => count_5_tsimcreated_xor_Q + ); + count_5_tsimcreated_set_and_noreset_Q_508 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_5_tsimcreated_set_and_noreset_IN0, + I1 => count_5_SETF, + O => count_5_tsimcreated_set_and_noreset_Q + ); + count_5_tsimcreated_prld_Q_509 : X_OR2 + port map ( + I0 => count_5_RSTF, + I1 => PRLD, + O => count_5_tsimcreated_prld_Q + ); + count_5_REG : X_FF + port map ( + I => count_5_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_5_tsimcreated_set_and_noreset_Q, + RST => count_5_tsimcreated_prld_Q, + O => count_5_Q + ); + count_5_D_510 : X_XOR2 + port map ( + I0 => count_5_D1, + I1 => count_5_D2, + O => count_5_D + ); + count_5_D1_511 : X_ZERO + port map ( + O => count_5_D1 + ); + count_5_D2_PT_0_512 : X_AND2 + port map ( + I0 => EXP18_EXP, + I1 => EXP18_EXP, + O => count_5_D2_PT_0 + ); + count_5_D2_PT_1_513 : X_AND3 + port map ( + I0 => RES_IBUF, + I1 => count(5), + I2 => NlwInverterSignal_count_5_D2_PT_1_IN2, + O => count_5_D2_PT_1 + ); + count_5_D2_PT_2_514 : X_AND3 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_5_D2_PT_2_IN1, + I2 => VCLK_PRESCALE_5_IBUF, + O => count_5_D2_PT_2 + ); + count_5_D2_515 : X_OR3 + port map ( + I0 => count_5_D2_PT_0, + I1 => count_5_D2_PT_1, + I2 => count_5_D2_PT_2, + O => count_5_D2 + ); + count_5_SETF_516 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => VCLK_PRESCALE_5_IBUF, + O => count_5_SETF + ); + count_5_RSTF_517 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_5_RSTF_IN1, + O => count_5_RSTF + ); + count_5_EXP_tsimrenamed_net_Q_518 : X_AND6 + port map ( + I0 => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN0, + I1 => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN1, + I2 => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN2, + I3 => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN3, + I4 => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN4, + I5 => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN5, + O => count_5_EXP_tsimrenamed_net_Q + ); + SREG_IS_EMPTY_519 : X_BUF + port map ( + I => SREG_IS_EMPTY_Q, + O => SREG_IS_EMPTY + ); + SREG_IS_EMPTY_tsimcreated_set_and_noreset_Q_520 : X_AND2 + port map ( + I0 => NlwInverterSignal_SREG_IS_EMPTY_tsimcreated_set_and_noreset_IN0, + I1 => SREG_IS_EMPTY_SETF, + O => SREG_IS_EMPTY_tsimcreated_set_and_noreset_Q + ); + SREG_IS_EMPTY_tsimcreated_prld_Q_521 : X_OR2 + port map ( + I0 => SREG_IS_EMPTY_RSTF, + I1 => PRLD, + O => SREG_IS_EMPTY_tsimcreated_prld_Q + ); + SREG_IS_EMPTY_REG : X_FF + port map ( + I => SREG_IS_EMPTY_D, + CE => Vcc, + CLK => SREG_IS_EMPTY_CLKF, + SET => SREG_IS_EMPTY_tsimcreated_set_and_noreset_Q, + RST => SREG_IS_EMPTY_tsimcreated_prld_Q, + O => SREG_IS_EMPTY_Q + ); + SREG_IS_EMPTY_D_522 : X_XOR2 + port map ( + I0 => SREG_IS_EMPTY_D1, + I1 => SREG_IS_EMPTY_D2, + O => SREG_IS_EMPTY_D + ); + SREG_IS_EMPTY_D1_523 : X_ZERO + port map ( + O => SREG_IS_EMPTY_D1 + ); + SREG_IS_EMPTY_D2_524 : X_ZERO + port map ( + O => SREG_IS_EMPTY_D2 + ); + SREG_IS_EMPTY_CLKF_525 : X_ZERO + port map ( + O => SREG_IS_EMPTY_CLKF + ); + SREG_IS_EMPTY_SETF_526 : X_AND2 + port map ( + I0 => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_UIM, + I1 => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_UIM, + O => SREG_IS_EMPTY_SETF + ); + SREG_IS_EMPTY_RSTF_527 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => NlwInverterSignal_SREG_IS_EMPTY_RSTF_IN1, + I2 => SREG_IS_EMPTY, + O => SREG_IS_EMPTY_RSTF + ); + SHIFT_CNT_0_Q_528 : X_BUF + port map ( + I => SHIFT_CNT_0_Q, + O => SHIFT_CNT(0) + ); + SHIFT_CNT_0_tsimcreated_set_and_noreset_Q_529 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_CNT_0_SETF, + O => SHIFT_CNT_0_tsimcreated_set_and_noreset_Q + ); + SHIFT_CNT_0_tsimcreated_prld_Q_530 : X_OR2 + port map ( + I0 => SHIFT_CNT_0_RSTF, + I1 => PRLD, + O => SHIFT_CNT_0_tsimcreated_prld_Q + ); + SHIFT_CNT_0_REG : X_FF + port map ( + I => SHIFT_CNT_0_D, + CE => Vcc, + CLK => SHIFT_CNT_0_CLKF, + SET => SHIFT_CNT_0_tsimcreated_set_and_noreset_Q, + RST => SHIFT_CNT_0_tsimcreated_prld_Q, + O => SHIFT_CNT_0_Q + ); + SHIFT_CNT_0_D_531 : X_XOR2 + port map ( + I0 => SHIFT_CNT_0_D1, + I1 => SHIFT_CNT_0_D2, + O => SHIFT_CNT_0_D + ); + SHIFT_CNT_0_D1_532 : X_ZERO + port map ( + O => SHIFT_CNT_0_D1 + ); + SHIFT_CNT_0_D2_533 : X_ZERO + port map ( + O => SHIFT_CNT_0_D2 + ); + SHIFT_CNT_0_CLKF_534 : X_ZERO + port map ( + O => SHIFT_CNT_0_CLKF + ); + SHIFT_CNT_0_SETF_535 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_SETF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_0_SETF_IN1, + O => SHIFT_CNT_0_SETF + ); + SHIFT_CNT_0_RSTF_536 : X_AND4 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_RSTF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_0_RSTF_IN1, + I2 => SHIFT_EN, + I3 => SHIFT_CNT(0), + O => SHIFT_CNT_0_RSTF + ); + SHIFT_CNT_1_Q_537 : X_BUF + port map ( + I => SHIFT_CNT_1_Q, + O => SHIFT_CNT(1) + ); + SHIFT_CNT_1_tsimcreated_set_and_noreset_Q_538 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_CNT_1_SETF, + O => SHIFT_CNT_1_tsimcreated_set_and_noreset_Q + ); + SHIFT_CNT_1_tsimcreated_prld_Q_539 : X_OR2 + port map ( + I0 => SHIFT_CNT_1_RSTF, + I1 => PRLD, + O => SHIFT_CNT_1_tsimcreated_prld_Q + ); + SHIFT_CNT_1_REG : X_FF + port map ( + I => SHIFT_CNT_1_D, + CE => Vcc, + CLK => SHIFT_CNT_1_CLKF, + SET => SHIFT_CNT_1_tsimcreated_set_and_noreset_Q, + RST => SHIFT_CNT_1_tsimcreated_prld_Q, + O => SHIFT_CNT_1_Q + ); + SHIFT_CNT_1_D_540 : X_XOR2 + port map ( + I0 => SHIFT_CNT_1_D1, + I1 => SHIFT_CNT_1_D2, + O => SHIFT_CNT_1_D + ); + SHIFT_CNT_1_D1_541 : X_ZERO + port map ( + O => SHIFT_CNT_1_D1 + ); + SHIFT_CNT_1_D2_542 : X_ZERO + port map ( + O => SHIFT_CNT_1_D2 + ); + SHIFT_CNT_1_CLKF_543 : X_ZERO + port map ( + O => SHIFT_CNT_1_CLKF + ); + SHIFT_CNT_1_SETF_544 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_SETF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_1_SETF_IN1, + O => SHIFT_CNT_1_SETF + ); + SHIFT_CNT_1_RSTF_545 : X_AND5 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_RSTF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_1_RSTF_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_SHIFT_CNT_1_RSTF_IN3, + I4 => NlwInverterSignal_SHIFT_CNT_1_RSTF_IN4, + O => SHIFT_CNT_1_RSTF + ); + SHIFT_CNT_2_Q_546 : X_BUF + port map ( + I => SHIFT_CNT_2_Q, + O => SHIFT_CNT(2) + ); + SHIFT_CNT_2_tsimcreated_set_and_noreset_Q_547 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_2_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_CNT_2_SETF, + O => SHIFT_CNT_2_tsimcreated_set_and_noreset_Q + ); + SHIFT_CNT_2_tsimcreated_prld_Q_548 : X_OR2 + port map ( + I0 => SHIFT_CNT_2_RSTF, + I1 => PRLD, + O => SHIFT_CNT_2_tsimcreated_prld_Q + ); + SHIFT_CNT_2_REG : X_FF + port map ( + I => SHIFT_CNT_2_D, + CE => Vcc, + CLK => SHIFT_CNT_2_CLKF, + SET => SHIFT_CNT_2_tsimcreated_set_and_noreset_Q, + RST => SHIFT_CNT_2_tsimcreated_prld_Q, + O => SHIFT_CNT_2_Q + ); + SHIFT_CNT_2_D_549 : X_XOR2 + port map ( + I0 => SHIFT_CNT_2_D1, + I1 => SHIFT_CNT_2_D2, + O => SHIFT_CNT_2_D + ); + SHIFT_CNT_2_D1_550 : X_ZERO + port map ( + O => SHIFT_CNT_2_D1 + ); + SHIFT_CNT_2_D2_551 : X_ZERO + port map ( + O => SHIFT_CNT_2_D2 + ); + SHIFT_CNT_2_CLKF_552 : X_ZERO + port map ( + O => SHIFT_CNT_2_CLKF + ); + SHIFT_CNT_2_SETF_553 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_2_SETF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_2_SETF_IN1, + O => SHIFT_CNT_2_SETF + ); + SHIFT_CNT_2_RSTF_554 : X_AND2 + port map ( + I0 => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_UIM, + I1 => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_UIM, + O => SHIFT_CNT_2_RSTF + ); + SHIFT_CNT_3_Q_555 : X_BUF + port map ( + I => SHIFT_CNT_3_Q, + O => SHIFT_CNT(3) + ); + SHIFT_CNT_3_tsimcreated_set_and_noreset_Q_556 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_3_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_CNT_3_SETF, + O => SHIFT_CNT_3_tsimcreated_set_and_noreset_Q + ); + SHIFT_CNT_3_tsimcreated_prld_Q_557 : X_OR2 + port map ( + I0 => SHIFT_CNT_3_RSTF, + I1 => PRLD, + O => SHIFT_CNT_3_tsimcreated_prld_Q + ); + SHIFT_CNT_3_REG : X_FF + port map ( + I => SHIFT_CNT_3_D, + CE => Vcc, + CLK => SHIFT_CNT_3_CLKF, + SET => SHIFT_CNT_3_tsimcreated_set_and_noreset_Q, + RST => SHIFT_CNT_3_tsimcreated_prld_Q, + O => SHIFT_CNT_3_Q + ); + SHIFT_CNT_3_D_558 : X_XOR2 + port map ( + I0 => SHIFT_CNT_3_D1, + I1 => SHIFT_CNT_3_D2, + O => SHIFT_CNT_3_D + ); + SHIFT_CNT_3_D1_559 : X_ZERO + port map ( + O => SHIFT_CNT_3_D1 + ); + SHIFT_CNT_3_D2_560 : X_ZERO + port map ( + O => SHIFT_CNT_3_D2 + ); + SHIFT_CNT_3_CLKF_561 : X_ZERO + port map ( + O => SHIFT_CNT_3_CLKF + ); + SHIFT_CNT_3_SETF_562 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_3_SETF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_3_SETF_IN1, + O => SHIFT_CNT_3_SETF + ); + SHIFT_CNT_3_RSTF_563 : X_AND5 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_3_RSTF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_3_RSTF_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_SHIFT_CNT_3_RSTF_IN3, + I4 => Q_OpTx_FX_DC_20_UIM, + O => SHIFT_CNT_3_RSTF + ); + SHIFT_CNT_4_Q_564 : X_BUF + port map ( + I => SHIFT_CNT_4_Q, + O => SHIFT_CNT(4) + ); + SHIFT_CNT_4_tsimcreated_set_and_noreset_Q_565 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_4_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_CNT_4_SETF, + O => SHIFT_CNT_4_tsimcreated_set_and_noreset_Q + ); + SHIFT_CNT_4_tsimcreated_prld_Q_566 : X_OR2 + port map ( + I0 => SHIFT_CNT_4_RSTF, + I1 => PRLD, + O => SHIFT_CNT_4_tsimcreated_prld_Q + ); + SHIFT_CNT_4_REG : X_FF + port map ( + I => SHIFT_CNT_4_D, + CE => Vcc, + CLK => SHIFT_CNT_4_CLKF, + SET => SHIFT_CNT_4_tsimcreated_set_and_noreset_Q, + RST => SHIFT_CNT_4_tsimcreated_prld_Q, + O => SHIFT_CNT_4_Q + ); + SHIFT_CNT_4_D_567 : X_XOR2 + port map ( + I0 => SHIFT_CNT_4_D1, + I1 => SHIFT_CNT_4_D2, + O => SHIFT_CNT_4_D + ); + SHIFT_CNT_4_D1_568 : X_ZERO + port map ( + O => SHIFT_CNT_4_D1 + ); + SHIFT_CNT_4_D2_569 : X_ZERO + port map ( + O => SHIFT_CNT_4_D2 + ); + SHIFT_CNT_4_CLKF_570 : X_ZERO + port map ( + O => SHIFT_CNT_4_CLKF + ); + SHIFT_CNT_4_SETF_571 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_4_SETF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_4_SETF_IN1, + O => SHIFT_CNT_4_SETF + ); + SHIFT_CNT_4_RSTF_572 : X_AND2 + port map ( + I0 => Q_OpTx_FX_DC_21_UIM, + I1 => NlwInverterSignal_SHIFT_CNT_4_RSTF_IN1, + O => SHIFT_CNT_4_RSTF + ); + VCLK_OBUF_Q_573 : X_BUF + port map ( + I => VCLK_OBUF_Q_1, + O => VCLK_OBUF_Q + ); + SCLK_574 : X_BUF + port map ( + I => VCLK_OBUF_Q_1, + O => SCLK + ); + VCLK_OBUF_tsimcreated_xor_Q_575 : X_XOR2 + port map ( + I0 => VCLK_OBUF_D, + I1 => VCLK_OBUF_Q_1, + O => VCLK_OBUF_tsimcreated_xor_Q + ); + VCLK_OBUF_REG : X_FF + port map ( + I => VCLK_OBUF_tsimcreated_xor_Q, + CE => VCLK_OBUF_CE, + CLK => FCLKIO_0, + SET => PRLD, + RST => VCLK_OBUF_RSTF, + O => VCLK_OBUF_Q_1 + ); + VCLK_OBUF_D_576 : X_XOR2 + port map ( + I0 => VCLK_OBUF_D1, + I1 => VCLK_OBUF_D2, + O => VCLK_OBUF_D + ); + VCLK_OBUF_D1_577 : X_ZERO + port map ( + O => VCLK_OBUF_D1 + ); + VCLK_OBUF_D2_578 : X_ONE + port map ( + O => VCLK_OBUF_D2 + ); + VCLK_OBUF_RSTF_579 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => VCLK_OBUF_RSTF + ); + VCLK_OBUF_CE_580 : X_AND6 + port map ( + I0 => NlwInverterSignal_VCLK_OBUF_CE_IN0, + I1 => NlwInverterSignal_VCLK_OBUF_CE_IN1, + I2 => NlwInverterSignal_VCLK_OBUF_CE_IN2, + I3 => NlwInverterSignal_VCLK_OBUF_CE_IN3, + I4 => NlwInverterSignal_VCLK_OBUF_CE_IN4, + I5 => NlwInverterSignal_VCLK_OBUF_CE_IN5, + O => VCLK_OBUF_CE + ); + SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_UIM_581 : X_BUF + port map ( + I => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_Q, + O => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_UIM + ); + SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_Q_582 : X_BUF + port map ( + I => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D, + O => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_Q + ); + SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D_583 : X_XOR2 + port map ( + I0 => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D1, + I1 => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2, + O => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D + ); + SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D1_584 : X_ZERO + port map ( + O => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D1 + ); + SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_0_585 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_0 + ); + SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_586 : X_AND7 + port map ( + I0 => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN0, + I1 => SHIFT_EN, + I2 => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN2, + I3 => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN3, + I4 => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN4, + I5 => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN5, + I6 => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN6, + O => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1 + ); + SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_587 : X_OR2 + port map ( + I0 => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_0, + I1 => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1, + O => SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2 + ); + SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_UIM_588 : X_BUF + port map ( + I => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_Q, + O => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_UIM + ); + SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_Q_589 : X_BUF + port map ( + I => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D, + O => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_Q + ); + SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D_590 : X_XOR2 + port map ( + I0 => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D1, + I1 => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2, + O => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D + ); + SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D1_591 : X_ZERO + port map ( + O => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D1 + ); + SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0_592 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0_IN2, + O => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0 + ); + SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_593 : X_AND3 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN2, + O => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1 + ); + SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2_594 : X_AND3 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2_IN1, + I2 => SHIFT_CNT(0), + O => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2 + ); + SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_595 : X_AND6 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN2, + I3 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN3, + I4 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN4, + I5 => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN5, + O => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3 + ); + SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_596 : X_OR4 + port map ( + I0 => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0, + I1 => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1, + I2 => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2, + I3 => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3, + O => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2 + ); + SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_UIM_597 : X_BUF + port map ( + I => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_Q, + O => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_UIM + ); + SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_Q_598 : X_BUF + port map ( + I => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D, + O => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_Q + ); + SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D_599 : X_XOR2 + port map ( + I0 => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D1, + I1 => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2, + O => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D + ); + SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D1_600 : X_ZERO + port map ( + O => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D1 + ); + SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0_601 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0_IN2, + O => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0 + ); + SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_602 : X_AND3 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN2, + O => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1 + ); + SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_603 : X_AND4 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN1, + I2 => SHIFT_CNT(0), + I3 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN3, + O => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2 + ); + SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_604 : X_AND4 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN2, + I3 => SHIFT_CNT(1), + O => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3 + ); + SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_605 : X_AND6 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN2, + I3 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN3, + I4 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN4, + I5 => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN5, + O => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4 + ); + SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_606 : X_OR5 + port map ( + I0 => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0, + I1 => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1, + I2 => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2, + I3 => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3, + I4 => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4, + O => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2 + ); + Msub_n0025_n00002_Msub_n0025_n00002_D2_UIM_607 : X_BUF + port map ( + I => Msub_n0025_n00002_Msub_n0025_n00002_D2_Q, + O => Msub_n0025_n00002_Msub_n0025_n00002_D2_UIM + ); + Msub_n0025_n00002_Msub_n0025_n00002_D2_Q_608 : X_BUF + port map ( + I => Msub_n0025_n00002_Msub_n0025_n00002_D2_D, + O => Msub_n0025_n00002_Msub_n0025_n00002_D2_Q + ); + Msub_n0025_n00002_Msub_n0025_n00002_D2_D_609 : X_XOR2 + port map ( + I0 => Msub_n0025_n00002_Msub_n0025_n00002_D2_D1, + I1 => Msub_n0025_n00002_Msub_n0025_n00002_D2_D2, + O => Msub_n0025_n00002_Msub_n0025_n00002_D2_D + ); + Msub_n0025_n00002_Msub_n0025_n00002_D2_D1_610 : X_ZERO + port map ( + O => Msub_n0025_n00002_Msub_n0025_n00002_D2_D1 + ); + Msub_n0025_n00002_Msub_n0025_n00002_D2_D2_611 : X_AND2 + port map ( + I0 => NlwInverterSignal_Msub_n0025_n00002_Msub_n0025_n00002_D2_D2_IN0, + I1 => NlwInverterSignal_Msub_n0025_n00002_Msub_n0025_n00002_D2_D2_IN1, + O => Msub_n0025_n00002_Msub_n0025_n00002_D2_D2 + ); + Q_OpTx_OpTx_FX_DC_18_INV_124_UIM_612 : X_BUF + port map ( + I => Q_OpTx_OpTx_FX_DC_18_INV_124_Q, + O => Q_OpTx_OpTx_FX_DC_18_INV_124_UIM + ); + Q_OpTx_OpTx_FX_DC_18_INV_124_Q_613 : X_BUF + port map ( + I => Q_OpTx_OpTx_FX_DC_18_INV_124_D, + O => Q_OpTx_OpTx_FX_DC_18_INV_124_Q + ); + Q_OpTx_OpTx_FX_DC_18_INV_124_D_614 : X_XOR2 + port map ( + I0 => Q_OpTx_OpTx_FX_DC_18_INV_124_D1, + I1 => Q_OpTx_OpTx_FX_DC_18_INV_124_D2, + O => Q_OpTx_OpTx_FX_DC_18_INV_124_D + ); + Q_OpTx_OpTx_FX_DC_18_INV_124_D1_615 : X_ZERO + port map ( + O => Q_OpTx_OpTx_FX_DC_18_INV_124_D1 + ); + Q_OpTx_OpTx_FX_DC_18_INV_124_D2_616 : X_AND2 + port map ( + I0 => SHIFT_CNT(0), + I1 => SHIFT_CNT(1), + O => Q_OpTx_OpTx_FX_DC_18_INV_124_D2 + ); + SHIFT_CNT_2_SHIFT_CNT_2_RSTF_UIM_617 : X_BUF + port map ( + I => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_Q, + O => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_UIM + ); + SHIFT_CNT_2_SHIFT_CNT_2_RSTF_Q_618 : X_BUF + port map ( + I => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D, + O => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_Q + ); + SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D_619 : X_XOR2 + port map ( + I0 => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D1, + I1 => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2, + O => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D + ); + SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D1_620 : X_ZERO + port map ( + O => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D1 + ); + SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_621 : X_AND5 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => SHIFT_CNT(0), + I4 => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN4, + O => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0 + ); + SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_622 : X_AND5 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => SHIFT_CNT(1), + I4 => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN4, + O => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1 + ); + SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_623 : X_AND6 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN3, + I4 => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN4, + I5 => SHIFT_CNT(2), + O => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2 + ); + SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_624 : X_OR3 + port map ( + I0 => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0, + I1 => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1, + I2 => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2, + O => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2 + ); + Q_OpTx_OpTx_FX_DC_23_INV_125_UIM_625 : X_BUF + port map ( + I => Q_OpTx_OpTx_FX_DC_23_INV_125_Q, + O => Q_OpTx_OpTx_FX_DC_23_INV_125_UIM + ); + Q_OpTx_OpTx_FX_DC_23_INV_125_Q_626 : X_BUF + port map ( + I => Q_OpTx_OpTx_FX_DC_23_INV_125_D, + O => Q_OpTx_OpTx_FX_DC_23_INV_125_Q + ); + Q_OpTx_OpTx_FX_DC_23_INV_125_D_627 : X_XOR2 + port map ( + I0 => Q_OpTx_OpTx_FX_DC_23_INV_125_D1, + I1 => Q_OpTx_OpTx_FX_DC_23_INV_125_D2, + O => Q_OpTx_OpTx_FX_DC_23_INV_125_D + ); + Q_OpTx_OpTx_FX_DC_23_INV_125_D1_628 : X_ZERO + port map ( + O => Q_OpTx_OpTx_FX_DC_23_INV_125_D1 + ); + Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0_629 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0_IN1, + I2 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0_IN2, + O => Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0 + ); + Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_630 : X_AND3 + port map ( + I0 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN0, + I1 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN1, + I2 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN2, + O => Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1 + ); + Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_631 : X_AND7 + port map ( + I0 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN0, + I1 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN1, + I2 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN2, + I3 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN3, + I4 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN4, + I5 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN5, + I6 => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN6, + O => Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2 + ); + Q_OpTx_OpTx_FX_DC_23_INV_125_D2_632 : X_OR3 + port map ( + I0 => Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0, + I1 => Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1, + I2 => Q_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2, + O => Q_OpTx_OpTx_FX_DC_23_INV_125_D2 + ); + SHIFT_CNT_3_SHIFT_CNT_3_RSTF_UIM_633 : X_BUF + port map ( + I => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_Q, + O => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_UIM + ); + SHIFT_CNT_3_SHIFT_CNT_3_RSTF_Q_634 : X_BUF + port map ( + I => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D, + O => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_Q + ); + SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D_635 : X_XOR2 + port map ( + I0 => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D1, + I1 => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2, + O => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D + ); + SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D1_636 : X_ZERO + port map ( + O => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D1 + ); + SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_637 : X_AND5 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN1, + I2 => SHIFT_EN, + I3 => SHIFT_CNT(0), + I4 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN4, + O => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0 + ); + SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_638 : X_AND5 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => SHIFT_CNT(1), + I4 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN4, + O => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1 + ); + SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_639 : X_AND5 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => SHIFT_CNT(2), + I4 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN4, + O => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2 + ); + SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_640 : X_AND7 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN3, + I4 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN4, + I5 => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN5, + I6 => SHIFT_CNT(3), + O => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3 + ); + SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_641 : X_OR4 + port map ( + I0 => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0, + I1 => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1, + I2 => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2, + I3 => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3, + O => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2 + ); + Msub_n0025_n00022_Msub_n0025_n00022_D2_UIM_642 : X_BUF + port map ( + I => Msub_n0025_n00022_Msub_n0025_n00022_D2_Q, + O => Msub_n0025_n00022_Msub_n0025_n00022_D2_UIM + ); + Msub_n0025_n00022_Msub_n0025_n00022_D2_Q_643 : X_BUF + port map ( + I => Msub_n0025_n00022_Msub_n0025_n00022_D2_D, + O => Msub_n0025_n00022_Msub_n0025_n00022_D2_Q + ); + Msub_n0025_n00022_Msub_n0025_n00022_D2_D_644 : X_XOR2 + port map ( + I0 => Msub_n0025_n00022_Msub_n0025_n00022_D2_D1, + I1 => Msub_n0025_n00022_Msub_n0025_n00022_D2_D2, + O => Msub_n0025_n00022_Msub_n0025_n00022_D2_D + ); + Msub_n0025_n00022_Msub_n0025_n00022_D2_D1_645 : X_ZERO + port map ( + O => Msub_n0025_n00022_Msub_n0025_n00022_D2_D1 + ); + Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_646 : X_AND4 + port map ( + I0 => NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN0, + I1 => NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN1, + I2 => NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN2, + I3 => NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN3, + O => Msub_n0025_n00022_Msub_n0025_n00022_D2_D2 + ); + Q_OpTx_FX_DC_20_UIM_647 : X_BUF + port map ( + I => Q_OpTx_FX_DC_20_Q, + O => Q_OpTx_FX_DC_20_UIM + ); + Q_OpTx_FX_DC_20_Q_648 : X_BUF + port map ( + I => Q_OpTx_FX_DC_20_D, + O => Q_OpTx_FX_DC_20_Q + ); + Q_OpTx_FX_DC_20_D_649 : X_XOR2 + port map ( + I0 => Q_OpTx_FX_DC_20_D1, + I1 => Q_OpTx_FX_DC_20_D2, + O => Q_OpTx_FX_DC_20_D + ); + Q_OpTx_FX_DC_20_D1_650 : X_ZERO + port map ( + O => Q_OpTx_FX_DC_20_D1 + ); + Q_OpTx_FX_DC_20_D2_PT_0_651 : X_AND2 + port map ( + I0 => NlwInverterSignal_OpTx_FX_DC_20_D2_PT_0_IN0, + I1 => NlwInverterSignal_OpTx_FX_DC_20_D2_PT_0_IN1, + O => Q_OpTx_FX_DC_20_D2_PT_0 + ); + Q_OpTx_FX_DC_20_D2_PT_1_652 : X_AND3 + port map ( + I0 => NlwInverterSignal_OpTx_FX_DC_20_D2_PT_1_IN0, + I1 => NlwInverterSignal_OpTx_FX_DC_20_D2_PT_1_IN1, + I2 => NlwInverterSignal_OpTx_FX_DC_20_D2_PT_1_IN2, + O => Q_OpTx_FX_DC_20_D2_PT_1 + ); + Q_OpTx_FX_DC_20_D2_653 : X_OR2 + port map ( + I0 => Q_OpTx_FX_DC_20_D2_PT_0, + I1 => Q_OpTx_FX_DC_20_D2_PT_1, + O => Q_OpTx_FX_DC_20_D2 + ); + SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_UIM_654 : X_BUF + port map ( + I => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_Q, + O => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_UIM + ); + SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_Q_655 : X_BUF + port map ( + I => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D, + O => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_Q + ); + SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D_656 : X_XOR2 + port map ( + I0 => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D1, + I1 => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2, + O => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D + ); + SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D1_657 : X_ZERO + port map ( + O => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D1 + ); + SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0_658 : X_AND3 + port map ( + I0 => LOAD_IBUF, + I1 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0_IN2, + O => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0 + ); + SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_659 : X_AND3 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN2, + O => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1 + ); + SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_660 : X_AND3 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN2, + O => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2 + ); + SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_661 : X_AND6 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN2, + I3 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN3, + I4 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN4, + I5 => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN5, + O => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3 + ); + SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_662 : X_OR4 + port map ( + I0 => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0, + I1 => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1, + I2 => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2, + I3 => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3, + O => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2 + ); + Q_OpTx_FX_DC_21_UIM_663 : X_BUF + port map ( + I => Q_OpTx_FX_DC_21_Q, + O => Q_OpTx_FX_DC_21_UIM + ); + Q_OpTx_FX_DC_21_Q_664 : X_BUF + port map ( + I => Q_OpTx_FX_DC_21_D, + O => Q_OpTx_FX_DC_21_Q + ); + Q_OpTx_FX_DC_21_D_665 : X_XOR2 + port map ( + I0 => Q_OpTx_FX_DC_21_D1, + I1 => Q_OpTx_FX_DC_21_D2, + O => Q_OpTx_FX_DC_21_D + ); + Q_OpTx_FX_DC_21_D1_666 : X_ZERO + port map ( + O => Q_OpTx_FX_DC_21_D1 + ); + Q_OpTx_FX_DC_21_D2_PT_0_667 : X_AND2 + port map ( + I0 => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_0_IN0, + I1 => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_0_IN1, + O => Q_OpTx_FX_DC_21_D2_PT_0 + ); + Q_OpTx_FX_DC_21_D2_PT_1_668 : X_AND4 + port map ( + I0 => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN0, + I1 => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN1, + I2 => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN2, + I3 => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN3, + O => Q_OpTx_FX_DC_21_D2_PT_1 + ); + Q_OpTx_FX_DC_21_D2_669 : X_OR2 + port map ( + I0 => Q_OpTx_FX_DC_21_D2_PT_0, + I1 => Q_OpTx_FX_DC_21_D2_PT_1, + O => Q_OpTx_FX_DC_21_D2 + ); + Q_OpTx_OpTx_FX_SC_22_INV_126_UIM_670 : X_BUF + port map ( + I => Q_OpTx_OpTx_FX_SC_22_INV_126_Q, + O => Q_OpTx_OpTx_FX_SC_22_INV_126_UIM + ); + Q_OpTx_OpTx_FX_SC_22_INV_126_Q_671 : X_BUF + port map ( + I => Q_OpTx_OpTx_FX_SC_22_INV_126_D, + O => Q_OpTx_OpTx_FX_SC_22_INV_126_Q + ); + Q_OpTx_OpTx_FX_SC_22_INV_126_D_672 : X_XOR2 + port map ( + I0 => Q_OpTx_OpTx_FX_SC_22_INV_126_D1, + I1 => Q_OpTx_OpTx_FX_SC_22_INV_126_D2, + O => Q_OpTx_OpTx_FX_SC_22_INV_126_D + ); + Q_OpTx_OpTx_FX_SC_22_INV_126_D1_673 : X_ZERO + port map ( + O => Q_OpTx_OpTx_FX_SC_22_INV_126_D1 + ); + Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_0_674 : X_AND2 + port map ( + I0 => LOAD_IBUF, + I1 => LOAD_IBUF, + O => Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_0 + ); + Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_1_675 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_1 + ); + Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2_676 : X_AND2 + port map ( + I0 => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2_IN0, + I1 => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2_IN1, + O => Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2 + ); + Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_677 : X_AND5 + port map ( + I0 => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN0, + I1 => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN1, + I2 => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN2, + I3 => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN3, + I4 => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN4, + O => Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3 + ); + Q_OpTx_OpTx_FX_SC_22_INV_126_D2_678 : X_OR4 + port map ( + I0 => Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_0, + I1 => Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_1, + I2 => Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2, + I3 => Q_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3, + O => Q_OpTx_OpTx_FX_SC_22_INV_126_D2 + ); + EXP18_EXP_679 : X_BUF + port map ( + I => EXP18_EXP_tsimrenamed_net_Q, + O => EXP18_EXP + ); + EXP18_EXP_PT_0_680 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP18_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP18_EXP_PT_0_IN1, + I2 => NlwInverterSignal_EXP18_EXP_PT_0_IN2, + I3 => NlwInverterSignal_EXP18_EXP_PT_0_IN3, + I4 => NlwInverterSignal_EXP18_EXP_PT_0_IN4, + I5 => NlwInverterSignal_EXP18_EXP_PT_0_IN5, + I6 => count(5), + O => EXP18_EXP_PT_0 + ); + EXP18_EXP_PT_1_681 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP18_EXP_PT_1_IN0, + I1 => NlwInverterSignal_EXP18_EXP_PT_1_IN1, + I2 => NlwInverterSignal_EXP18_EXP_PT_1_IN2, + I3 => NlwInverterSignal_EXP18_EXP_PT_1_IN3, + I4 => NlwInverterSignal_EXP18_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP18_EXP_PT_1_IN5, + I6 => VCLK_PRESCALE_5_IBUF, + O => EXP18_EXP_PT_1 + ); + EXP18_EXP_tsimrenamed_net_Q_682 : X_OR2 + port map ( + I0 => EXP18_EXP_PT_0, + I1 => EXP18_EXP_PT_1, + O => EXP18_EXP_tsimrenamed_net_Q + ); + EXP19_EXP_683 : X_BUF + port map ( + I => EXP19_EXP_tsimrenamed_net_Q, + O => EXP19_EXP + ); + EXP19_EXP_PT_0_684 : X_AND3 + port map ( + I0 => RES_IBUF, + I1 => count(4), + I2 => NlwInverterSignal_EXP19_EXP_PT_0_IN2, + O => EXP19_EXP_PT_0 + ); + EXP19_EXP_PT_1_685 : X_AND3 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_EXP19_EXP_PT_1_IN1, + I2 => VCLK_PRESCALE_4_IBUF, + O => EXP19_EXP_PT_1 + ); + EXP19_EXP_PT_2_686 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP19_EXP_PT_2_IN0, + I1 => NlwInverterSignal_EXP19_EXP_PT_2_IN1, + I2 => count(4), + I3 => NlwInverterSignal_EXP19_EXP_PT_2_IN3, + I4 => NlwInverterSignal_EXP19_EXP_PT_2_IN4, + I5 => NlwInverterSignal_EXP19_EXP_PT_2_IN5, + O => EXP19_EXP_PT_2 + ); + EXP19_EXP_tsimrenamed_net_Q_687 : X_OR3 + port map ( + I0 => EXP19_EXP_PT_0, + I1 => EXP19_EXP_PT_1, + I2 => EXP19_EXP_PT_2, + O => EXP19_EXP_tsimrenamed_net_Q + ); + EXP20_EXP_688 : X_BUF + port map ( + I => EXP20_EXP_tsimrenamed_net_Q, + O => EXP20_EXP + ); + EXP20_EXP_PT_0_689 : X_AND3 + port map ( + I0 => NlwInverterSignal_EXP20_EXP_PT_0_IN0, + I1 => count(1), + I2 => NlwInverterSignal_EXP20_EXP_PT_0_IN2, + O => EXP20_EXP_PT_0 + ); + EXP20_EXP_PT_1_690 : X_AND3 + port map ( + I0 => NlwInverterSignal_EXP20_EXP_PT_1_IN0, + I1 => count(2), + I2 => NlwInverterSignal_EXP20_EXP_PT_1_IN2, + O => EXP20_EXP_PT_1 + ); + EXP20_EXP_PT_2_691 : X_AND4 + port map ( + I0 => NlwInverterSignal_EXP20_EXP_PT_2_IN0, + I1 => NlwInverterSignal_EXP20_EXP_PT_2_IN1, + I2 => NlwInverterSignal_EXP20_EXP_PT_2_IN2, + I3 => NlwInverterSignal_EXP20_EXP_PT_2_IN3, + O => EXP20_EXP_PT_2 + ); + EXP20_EXP_PT_3_692 : X_AND5 + port map ( + I0 => NlwInverterSignal_EXP20_EXP_PT_3_IN0, + I1 => NlwInverterSignal_EXP20_EXP_PT_3_IN1, + I2 => NlwInverterSignal_EXP20_EXP_PT_3_IN2, + I3 => NlwInverterSignal_EXP20_EXP_PT_3_IN3, + I4 => count(3), + O => EXP20_EXP_PT_3 + ); + EXP20_EXP_tsimrenamed_net_Q_693 : X_OR4 + port map ( + I0 => EXP20_EXP_PT_0, + I1 => EXP20_EXP_PT_1, + I2 => EXP20_EXP_PT_2, + I3 => EXP20_EXP_PT_3, + O => EXP20_EXP_tsimrenamed_net_Q + ); + NlwInverterBlock_REG_31_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_31_RSTF, + O => NlwInverterSignal_REG_31_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_31_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_31_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_31_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_31_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_31_D2_PT_0_IN4 : X_INV + port map ( + I => REG(30), + O => NlwInverterSignal_REG_31_D2_PT_0_IN4 + ); + NlwInverterBlock_REG_31_D2_PT_0_IN5 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_31_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_31_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_31_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_31_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_31_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_31_D2_PT_1_IN2 : X_INV + port map ( + I => REG(31), + O => NlwInverterSignal_REG_31_D2_PT_1_IN2 + ); + NlwInverterBlock_REG_31_D2_PT_1_IN5 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_31_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_31_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_31_CLKF_IN0 + ); + NlwInverterBlock_REG_31_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_31_CLKF_IN1 + ); + NlwInverterBlock_REG_31_RSTF_IN1 : X_INV + port map ( + I => DIN_31_IBUF, + O => NlwInverterSignal_REG_31_RSTF_IN1 + ); + NlwInverterBlock_SHIFT_EN_D2_IN0 : X_INV + port map ( + I => DONE_IBUF, + O => NlwInverterSignal_SHIFT_EN_D2_IN0 + ); + NlwInverterBlock_SHIFT_EN_D2_IN1 : X_INV + port map ( + I => DONE_IBUF, + O => NlwInverterSignal_SHIFT_EN_D2_IN1 + ); + NlwInverterBlock_SHIFT_EN_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_EN_CLKF_IN0 + ); + NlwInverterBlock_SHIFT_EN_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_EN_CLKF_IN1 + ); + NlwInverterBlock_SHIFT_EN_CE_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_EN_CE_IN0 + ); + NlwInverterBlock_SHIFT_EN_CE_IN1 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_EN_CE_IN1 + ); + NlwInverterBlock_count_0_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_0_RSTF, + O => NlwInverterSignal_count_0_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_0_D_IN0 : X_INV + port map ( + I => count_0_D1, + O => NlwInverterSignal_count_0_D_IN0 + ); + NlwInverterBlock_count_0_D2_PT_0_IN1 : X_INV + port map ( + I => VCLK_PRESCALE_0_IBUF, + O => NlwInverterSignal_count_0_D2_PT_0_IN1 + ); + NlwInverterBlock_count_0_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_0_D2_PT_1_IN0 + ); + NlwInverterBlock_count_0_D2_PT_2_IN0 : X_INV + port map ( + I => VCLK_PRESCALE_0_IBUF, + O => NlwInverterSignal_count_0_D2_PT_2_IN0 + ); + NlwInverterBlock_count_0_D2_PT_2_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_0_D2_PT_2_IN1 + ); + NlwInverterBlock_count_0_D2_PT_2_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_0_D2_PT_2_IN2 + ); + NlwInverterBlock_count_0_D2_PT_2_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_0_D2_PT_2_IN3 + ); + NlwInverterBlock_count_0_D2_PT_2_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_0_D2_PT_2_IN4 + ); + NlwInverterBlock_count_0_D2_PT_2_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_0_D2_PT_2_IN5 + ); + NlwInverterBlock_count_0_RSTF_IN1 : X_INV + port map ( + I => VCLK_PRESCALE_0_IBUF, + O => NlwInverterSignal_count_0_RSTF_IN1 + ); + NlwInverterBlock_count_4_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_4_RSTF, + O => NlwInverterSignal_count_4_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_4_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_4_D2_PT_1_IN0 + ); + NlwInverterBlock_count_4_D2_PT_1_IN1 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_4_D2_PT_1_IN1 + ); + NlwInverterBlock_count_4_D2_PT_1_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_4_D2_PT_1_IN2 + ); + NlwInverterBlock_count_4_D2_PT_1_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_4_D2_PT_1_IN3 + ); + NlwInverterBlock_count_4_D2_PT_1_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_4_D2_PT_1_IN4 + ); + NlwInverterBlock_count_4_D2_PT_2_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_4_D2_PT_2_IN0 + ); + NlwInverterBlock_count_4_D2_PT_2_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_4_D2_PT_2_IN1 + ); + NlwInverterBlock_count_4_D2_PT_2_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_4_D2_PT_2_IN2 + ); + NlwInverterBlock_count_4_D2_PT_2_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_4_D2_PT_2_IN3 + ); + NlwInverterBlock_count_4_D2_PT_2_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_4_D2_PT_2_IN4 + ); + NlwInverterBlock_count_4_RSTF_IN1 : X_INV + port map ( + I => VCLK_PRESCALE_4_IBUF, + O => NlwInverterSignal_count_4_RSTF_IN1 + ); + NlwInverterBlock_count_4_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_count_4_EXP_tsimrenamed_net_IN1 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN1 + ); + NlwInverterBlock_count_4_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_count_1_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_1_RSTF, + O => NlwInverterSignal_count_1_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_1_D_IN0 : X_INV + port map ( + I => count_1_D1, + O => NlwInverterSignal_count_1_D_IN0 + ); + NlwInverterBlock_count_1_D2_PT_1_IN1 : X_INV + port map ( + I => VCLK_PRESCALE_1_IBUF, + O => NlwInverterSignal_count_1_D2_PT_1_IN1 + ); + NlwInverterBlock_count_1_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_1_D2_PT_2_IN0 + ); + NlwInverterBlock_count_1_D2_PT_2_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_1_D2_PT_2_IN2 + ); + NlwInverterBlock_count_1_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_1_D2_PT_3_IN0 + ); + NlwInverterBlock_count_1_D2_PT_3_IN1 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_1_D2_PT_3_IN1 + ); + NlwInverterBlock_count_1_RSTF_IN1 : X_INV + port map ( + I => VCLK_PRESCALE_1_IBUF, + O => NlwInverterSignal_count_1_RSTF_IN1 + ); + NlwInverterBlock_count_2_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_2_RSTF, + O => NlwInverterSignal_count_2_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_2_D_IN0 : X_INV + port map ( + I => count_2_D1, + O => NlwInverterSignal_count_2_D_IN0 + ); + NlwInverterBlock_count_2_D2_PT_2_IN1 : X_INV + port map ( + I => VCLK_PRESCALE_2_IBUF, + O => NlwInverterSignal_count_2_D2_PT_2_IN1 + ); + NlwInverterBlock_count_2_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_2_D2_PT_3_IN0 + ); + NlwInverterBlock_count_2_D2_PT_3_IN2 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_2_D2_PT_3_IN2 + ); + NlwInverterBlock_count_2_D2_PT_4_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_2_D2_PT_4_IN0 + ); + NlwInverterBlock_count_2_D2_PT_4_IN2 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_2_D2_PT_4_IN2 + ); + NlwInverterBlock_count_2_RSTF_IN1 : X_INV + port map ( + I => VCLK_PRESCALE_2_IBUF, + O => NlwInverterSignal_count_2_RSTF_IN1 + ); + NlwInverterBlock_count_3_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_3_RSTF, + O => NlwInverterSignal_count_3_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_3_D_IN0 : X_INV + port map ( + I => count_3_D1, + O => NlwInverterSignal_count_3_D_IN0 + ); + NlwInverterBlock_count_3_D2_PT_1_IN1 : X_INV + port map ( + I => VCLK_PRESCALE_3_IBUF, + O => NlwInverterSignal_count_3_D2_PT_1_IN1 + ); + NlwInverterBlock_count_3_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_3_D2_PT_2_IN0 + ); + NlwInverterBlock_count_3_D2_PT_2_IN2 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_3_D2_PT_2_IN2 + ); + NlwInverterBlock_count_3_RSTF_IN1 : X_INV + port map ( + I => VCLK_PRESCALE_3_IBUF, + O => NlwInverterSignal_count_3_RSTF_IN1 + ); + NlwInverterBlock_count_3_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_count_3_EXP_tsimrenamed_net_IN1 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN1 + ); + NlwInverterBlock_count_3_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_count_3_EXP_tsimrenamed_net_IN3 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN3 + ); + NlwInverterBlock_count_3_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => VCLK_PRESCALE_2_IBUF, + O => NlwInverterSignal_count_3_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_REG_0_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_RSTF, + O => NlwInverterSignal_REG_0_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_D2_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_0_D2_IN0 + ); + NlwInverterBlock_REG_0_D2_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_D2_IN1 + ); + NlwInverterBlock_REG_0_D2_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_0_D2_IN3 + ); + NlwInverterBlock_REG_0_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_CLKF_IN0 + ); + NlwInverterBlock_REG_0_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_CLKF_IN1 + ); + NlwInverterBlock_REG_0_RSTF_IN2 : X_INV + port map ( + I => DIN_0_IBUF, + O => NlwInverterSignal_REG_0_RSTF_IN2 + ); + NlwInverterBlock_REG_10_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_10_RSTF, + O => NlwInverterSignal_REG_10_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_10_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_10_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_10_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_10_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_10_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_10_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_10_D2_PT_0_IN5 : X_INV + port map ( + I => REG(9), + O => NlwInverterSignal_REG_10_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_10_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_10_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_10_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_10_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_10_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_10_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_10_D2_PT_1_IN4 : X_INV + port map ( + I => REG(10), + O => NlwInverterSignal_REG_10_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_10_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_10_CLKF_IN0 + ); + NlwInverterBlock_REG_10_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_10_CLKF_IN1 + ); + NlwInverterBlock_REG_10_RSTF_IN2 : X_INV + port map ( + I => DIN_10_IBUF, + O => NlwInverterSignal_REG_10_RSTF_IN2 + ); + NlwInverterBlock_REG_11_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_11_RSTF, + O => NlwInverterSignal_REG_11_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_11_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_11_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_11_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_11_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_11_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_11_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_11_D2_PT_0_IN5 : X_INV + port map ( + I => REG(11), + O => NlwInverterSignal_REG_11_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_11_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_11_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_11_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_11_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_11_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_11_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_11_D2_PT_1_IN4 : X_INV + port map ( + I => REG(10), + O => NlwInverterSignal_REG_11_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_11_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_11_CLKF_IN0 + ); + NlwInverterBlock_REG_11_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_11_CLKF_IN1 + ); + NlwInverterBlock_REG_11_RSTF_IN2 : X_INV + port map ( + I => DIN_11_IBUF, + O => NlwInverterSignal_REG_11_RSTF_IN2 + ); + NlwInverterBlock_REG_12_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_12_RSTF, + O => NlwInverterSignal_REG_12_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_12_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_12_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_12_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_12_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_12_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_12_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_12_D2_PT_0_IN5 : X_INV + port map ( + I => REG(12), + O => NlwInverterSignal_REG_12_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_12_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_12_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_12_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_12_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_12_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_12_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_12_D2_PT_1_IN4 : X_INV + port map ( + I => REG(11), + O => NlwInverterSignal_REG_12_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_12_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_12_CLKF_IN0 + ); + NlwInverterBlock_REG_12_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_12_CLKF_IN1 + ); + NlwInverterBlock_REG_12_RSTF_IN2 : X_INV + port map ( + I => DIN_12_IBUF, + O => NlwInverterSignal_REG_12_RSTF_IN2 + ); + NlwInverterBlock_REG_13_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_13_RSTF, + O => NlwInverterSignal_REG_13_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_13_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_13_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_13_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_13_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_13_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_13_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_13_D2_PT_0_IN5 : X_INV + port map ( + I => REG(13), + O => NlwInverterSignal_REG_13_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_13_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_13_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_13_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_13_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_13_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_13_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_13_D2_PT_1_IN4 : X_INV + port map ( + I => REG(12), + O => NlwInverterSignal_REG_13_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_13_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_13_CLKF_IN0 + ); + NlwInverterBlock_REG_13_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_13_CLKF_IN1 + ); + NlwInverterBlock_REG_13_RSTF_IN2 : X_INV + port map ( + I => DIN_13_IBUF, + O => NlwInverterSignal_REG_13_RSTF_IN2 + ); + NlwInverterBlock_REG_14_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_14_RSTF, + O => NlwInverterSignal_REG_14_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_14_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_14_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_14_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_14_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_14_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_14_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_14_D2_PT_0_IN5 : X_INV + port map ( + I => REG(14), + O => NlwInverterSignal_REG_14_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_14_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_14_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_14_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_14_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_14_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_14_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_14_D2_PT_1_IN4 : X_INV + port map ( + I => REG(13), + O => NlwInverterSignal_REG_14_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_14_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_14_CLKF_IN0 + ); + NlwInverterBlock_REG_14_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_14_CLKF_IN1 + ); + NlwInverterBlock_REG_14_RSTF_IN2 : X_INV + port map ( + I => DIN_14_IBUF, + O => NlwInverterSignal_REG_14_RSTF_IN2 + ); + NlwInverterBlock_REG_15_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_15_RSTF, + O => NlwInverterSignal_REG_15_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_15_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_15_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_15_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_15_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_15_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_15_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_15_D2_PT_0_IN5 : X_INV + port map ( + I => REG(15), + O => NlwInverterSignal_REG_15_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_15_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_15_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_15_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_15_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_15_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_15_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_15_D2_PT_1_IN4 : X_INV + port map ( + I => REG(14), + O => NlwInverterSignal_REG_15_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_15_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_15_CLKF_IN0 + ); + NlwInverterBlock_REG_15_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_15_CLKF_IN1 + ); + NlwInverterBlock_REG_15_RSTF_IN2 : X_INV + port map ( + I => DIN_15_IBUF, + O => NlwInverterSignal_REG_15_RSTF_IN2 + ); + NlwInverterBlock_REG_16_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_16_RSTF, + O => NlwInverterSignal_REG_16_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_16_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_16_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_16_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_16_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_16_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_16_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_16_D2_PT_0_IN5 : X_INV + port map ( + I => REG(16), + O => NlwInverterSignal_REG_16_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_16_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_16_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_16_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_16_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_16_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_16_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_16_D2_PT_1_IN4 : X_INV + port map ( + I => REG(15), + O => NlwInverterSignal_REG_16_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_16_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_16_CLKF_IN0 + ); + NlwInverterBlock_REG_16_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_16_CLKF_IN1 + ); + NlwInverterBlock_REG_16_RSTF_IN2 : X_INV + port map ( + I => DIN_16_IBUF, + O => NlwInverterSignal_REG_16_RSTF_IN2 + ); + NlwInverterBlock_REG_17_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_17_RSTF, + O => NlwInverterSignal_REG_17_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_17_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_17_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_17_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_17_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_17_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_17_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_17_D2_PT_0_IN5 : X_INV + port map ( + I => REG(17), + O => NlwInverterSignal_REG_17_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_17_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_17_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_17_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_17_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_17_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_17_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_17_D2_PT_1_IN4 : X_INV + port map ( + I => REG(16), + O => NlwInverterSignal_REG_17_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_17_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_17_CLKF_IN0 + ); + NlwInverterBlock_REG_17_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_17_CLKF_IN1 + ); + NlwInverterBlock_REG_17_RSTF_IN2 : X_INV + port map ( + I => DIN_17_IBUF, + O => NlwInverterSignal_REG_17_RSTF_IN2 + ); + NlwInverterBlock_REG_18_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_18_RSTF, + O => NlwInverterSignal_REG_18_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_18_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_18_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_18_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_18_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_18_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_18_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_18_D2_PT_0_IN5 : X_INV + port map ( + I => REG(18), + O => NlwInverterSignal_REG_18_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_18_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_18_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_18_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_18_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_18_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_18_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_18_D2_PT_1_IN4 : X_INV + port map ( + I => REG(17), + O => NlwInverterSignal_REG_18_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_18_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_18_CLKF_IN0 + ); + NlwInverterBlock_REG_18_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_18_CLKF_IN1 + ); + NlwInverterBlock_REG_18_RSTF_IN2 : X_INV + port map ( + I => DIN_18_IBUF, + O => NlwInverterSignal_REG_18_RSTF_IN2 + ); + NlwInverterBlock_REG_19_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_19_RSTF, + O => NlwInverterSignal_REG_19_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_19_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_19_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_19_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_19_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_19_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_19_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_19_D2_PT_0_IN5 : X_INV + port map ( + I => REG(19), + O => NlwInverterSignal_REG_19_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_19_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_19_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_19_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_19_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_19_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_19_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_19_D2_PT_1_IN4 : X_INV + port map ( + I => REG(18), + O => NlwInverterSignal_REG_19_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_19_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_19_CLKF_IN0 + ); + NlwInverterBlock_REG_19_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_19_CLKF_IN1 + ); + NlwInverterBlock_REG_19_RSTF_IN2 : X_INV + port map ( + I => DIN_19_IBUF, + O => NlwInverterSignal_REG_19_RSTF_IN2 + ); + NlwInverterBlock_REG_1_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_RSTF, + O => NlwInverterSignal_REG_1_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_1_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_1_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_1_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_1_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_1_D2_PT_0_IN5 : X_INV + port map ( + I => REG(1), + O => NlwInverterSignal_REG_1_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_1_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_1_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_1_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_1_D2_PT_1_IN4 : X_INV + port map ( + I => REG(0), + O => NlwInverterSignal_REG_1_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_1_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_CLKF_IN0 + ); + NlwInverterBlock_REG_1_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_CLKF_IN1 + ); + NlwInverterBlock_REG_1_RSTF_IN2 : X_INV + port map ( + I => DIN_1_IBUF, + O => NlwInverterSignal_REG_1_RSTF_IN2 + ); + NlwInverterBlock_REG_20_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_20_RSTF, + O => NlwInverterSignal_REG_20_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_20_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_20_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_20_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_20_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_20_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_20_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_20_D2_PT_0_IN5 : X_INV + port map ( + I => REG(20), + O => NlwInverterSignal_REG_20_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_20_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_20_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_20_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_20_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_20_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_20_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_20_D2_PT_1_IN4 : X_INV + port map ( + I => REG(19), + O => NlwInverterSignal_REG_20_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_20_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_20_CLKF_IN0 + ); + NlwInverterBlock_REG_20_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_20_CLKF_IN1 + ); + NlwInverterBlock_REG_20_RSTF_IN2 : X_INV + port map ( + I => DIN_20_IBUF, + O => NlwInverterSignal_REG_20_RSTF_IN2 + ); + NlwInverterBlock_REG_21_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_21_RSTF, + O => NlwInverterSignal_REG_21_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_21_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_21_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_21_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_21_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_21_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_21_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_21_D2_PT_0_IN5 : X_INV + port map ( + I => REG(21), + O => NlwInverterSignal_REG_21_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_21_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_21_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_21_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_21_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_21_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_21_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_21_D2_PT_1_IN4 : X_INV + port map ( + I => REG(20), + O => NlwInverterSignal_REG_21_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_21_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_21_CLKF_IN0 + ); + NlwInverterBlock_REG_21_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_21_CLKF_IN1 + ); + NlwInverterBlock_REG_21_RSTF_IN2 : X_INV + port map ( + I => DIN_21_IBUF, + O => NlwInverterSignal_REG_21_RSTF_IN2 + ); + NlwInverterBlock_REG_22_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_22_RSTF, + O => NlwInverterSignal_REG_22_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_22_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_22_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_22_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_22_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_22_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_22_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_22_D2_PT_0_IN5 : X_INV + port map ( + I => REG(22), + O => NlwInverterSignal_REG_22_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_22_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_22_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_22_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_22_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_22_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_22_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_22_D2_PT_1_IN4 : X_INV + port map ( + I => REG(21), + O => NlwInverterSignal_REG_22_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_22_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_22_CLKF_IN0 + ); + NlwInverterBlock_REG_22_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_22_CLKF_IN1 + ); + NlwInverterBlock_REG_22_RSTF_IN2 : X_INV + port map ( + I => DIN_22_IBUF, + O => NlwInverterSignal_REG_22_RSTF_IN2 + ); + NlwInverterBlock_REG_23_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_23_RSTF, + O => NlwInverterSignal_REG_23_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_23_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_23_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_23_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_23_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_23_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_23_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_23_D2_PT_0_IN5 : X_INV + port map ( + I => REG(23), + O => NlwInverterSignal_REG_23_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_23_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_23_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_23_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_23_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_23_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_23_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_23_D2_PT_1_IN4 : X_INV + port map ( + I => REG(22), + O => NlwInverterSignal_REG_23_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_23_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_23_CLKF_IN0 + ); + NlwInverterBlock_REG_23_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_23_CLKF_IN1 + ); + NlwInverterBlock_REG_23_RSTF_IN2 : X_INV + port map ( + I => DIN_23_IBUF, + O => NlwInverterSignal_REG_23_RSTF_IN2 + ); + NlwInverterBlock_REG_24_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_24_RSTF, + O => NlwInverterSignal_REG_24_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_24_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_24_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_24_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_24_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_24_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_24_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_24_D2_PT_0_IN5 : X_INV + port map ( + I => REG(24), + O => NlwInverterSignal_REG_24_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_24_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_24_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_24_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_24_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_24_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_24_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_24_D2_PT_1_IN4 : X_INV + port map ( + I => REG(23), + O => NlwInverterSignal_REG_24_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_24_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_24_CLKF_IN0 + ); + NlwInverterBlock_REG_24_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_24_CLKF_IN1 + ); + NlwInverterBlock_REG_24_RSTF_IN2 : X_INV + port map ( + I => DIN_24_IBUF, + O => NlwInverterSignal_REG_24_RSTF_IN2 + ); + NlwInverterBlock_REG_25_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_25_RSTF, + O => NlwInverterSignal_REG_25_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_25_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_25_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_25_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_25_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_25_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_25_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_25_D2_PT_0_IN5 : X_INV + port map ( + I => REG(25), + O => NlwInverterSignal_REG_25_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_25_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_25_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_25_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_25_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_25_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_25_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_25_D2_PT_1_IN4 : X_INV + port map ( + I => REG(24), + O => NlwInverterSignal_REG_25_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_25_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_25_CLKF_IN0 + ); + NlwInverterBlock_REG_25_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_25_CLKF_IN1 + ); + NlwInverterBlock_REG_25_RSTF_IN2 : X_INV + port map ( + I => DIN_25_IBUF, + O => NlwInverterSignal_REG_25_RSTF_IN2 + ); + NlwInverterBlock_REG_26_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_26_RSTF, + O => NlwInverterSignal_REG_26_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_26_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_26_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_26_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_26_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_26_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_26_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_26_D2_PT_0_IN5 : X_INV + port map ( + I => REG(26), + O => NlwInverterSignal_REG_26_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_26_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_26_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_26_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_26_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_26_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_26_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_26_D2_PT_1_IN4 : X_INV + port map ( + I => REG(25), + O => NlwInverterSignal_REG_26_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_26_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_26_CLKF_IN0 + ); + NlwInverterBlock_REG_26_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_26_CLKF_IN1 + ); + NlwInverterBlock_REG_26_RSTF_IN2 : X_INV + port map ( + I => DIN_26_IBUF, + O => NlwInverterSignal_REG_26_RSTF_IN2 + ); + NlwInverterBlock_REG_27_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_27_RSTF, + O => NlwInverterSignal_REG_27_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_27_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_27_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_27_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_27_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_27_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_27_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_27_D2_PT_0_IN5 : X_INV + port map ( + I => REG(27), + O => NlwInverterSignal_REG_27_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_27_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_27_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_27_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_27_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_27_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_27_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_27_D2_PT_1_IN4 : X_INV + port map ( + I => REG(26), + O => NlwInverterSignal_REG_27_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_27_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_27_CLKF_IN0 + ); + NlwInverterBlock_REG_27_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_27_CLKF_IN1 + ); + NlwInverterBlock_REG_27_RSTF_IN2 : X_INV + port map ( + I => DIN_27_IBUF, + O => NlwInverterSignal_REG_27_RSTF_IN2 + ); + NlwInverterBlock_REG_28_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_28_RSTF, + O => NlwInverterSignal_REG_28_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_28_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_28_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_28_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_28_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_28_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_28_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_28_D2_PT_0_IN5 : X_INV + port map ( + I => REG(28), + O => NlwInverterSignal_REG_28_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_28_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_28_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_28_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_28_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_28_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_28_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_28_D2_PT_1_IN4 : X_INV + port map ( + I => REG(27), + O => NlwInverterSignal_REG_28_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_28_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_28_CLKF_IN0 + ); + NlwInverterBlock_REG_28_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_28_CLKF_IN1 + ); + NlwInverterBlock_REG_28_RSTF_IN2 : X_INV + port map ( + I => DIN_28_IBUF, + O => NlwInverterSignal_REG_28_RSTF_IN2 + ); + NlwInverterBlock_REG_29_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_29_RSTF, + O => NlwInverterSignal_REG_29_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_29_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_29_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_29_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_29_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_29_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_29_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_29_D2_PT_0_IN5 : X_INV + port map ( + I => REG(29), + O => NlwInverterSignal_REG_29_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_29_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_29_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_29_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_29_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_29_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_29_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_29_D2_PT_1_IN4 : X_INV + port map ( + I => REG(28), + O => NlwInverterSignal_REG_29_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_29_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_29_CLKF_IN0 + ); + NlwInverterBlock_REG_29_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_29_CLKF_IN1 + ); + NlwInverterBlock_REG_29_RSTF_IN2 : X_INV + port map ( + I => DIN_29_IBUF, + O => NlwInverterSignal_REG_29_RSTF_IN2 + ); + NlwInverterBlock_REG_2_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_2_RSTF, + O => NlwInverterSignal_REG_2_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_2_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_2_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_2_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_2_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_2_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_2_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_2_D2_PT_0_IN5 : X_INV + port map ( + I => REG(2), + O => NlwInverterSignal_REG_2_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_2_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_2_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_2_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_2_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_2_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_2_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_2_D2_PT_1_IN4 : X_INV + port map ( + I => REG(1), + O => NlwInverterSignal_REG_2_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_2_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_2_CLKF_IN0 + ); + NlwInverterBlock_REG_2_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_2_CLKF_IN1 + ); + NlwInverterBlock_REG_2_RSTF_IN2 : X_INV + port map ( + I => DIN_2_IBUF, + O => NlwInverterSignal_REG_2_RSTF_IN2 + ); + NlwInverterBlock_REG_30_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_30_RSTF, + O => NlwInverterSignal_REG_30_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_30_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_30_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_30_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_30_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_30_D2_PT_0_IN4 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_30_D2_PT_0_IN4 + ); + NlwInverterBlock_REG_30_D2_PT_0_IN5 : X_INV + port map ( + I => REG(29), + O => NlwInverterSignal_REG_30_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_30_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_30_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_30_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_30_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_30_D2_PT_1_IN3 : X_INV + port map ( + I => REG(30), + O => NlwInverterSignal_REG_30_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_30_D2_PT_1_IN4 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_30_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_30_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_30_CLKF_IN0 + ); + NlwInverterBlock_REG_30_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_30_CLKF_IN1 + ); + NlwInverterBlock_REG_30_RSTF_IN2 : X_INV + port map ( + I => DIN_30_IBUF, + O => NlwInverterSignal_REG_30_RSTF_IN2 + ); + NlwInverterBlock_REG_3_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_3_RSTF, + O => NlwInverterSignal_REG_3_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_3_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_3_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_3_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_3_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_3_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_3_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_3_D2_PT_0_IN5 : X_INV + port map ( + I => REG(3), + O => NlwInverterSignal_REG_3_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_3_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_3_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_3_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_3_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_3_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_3_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_3_D2_PT_1_IN4 : X_INV + port map ( + I => REG(2), + O => NlwInverterSignal_REG_3_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_3_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_3_CLKF_IN0 + ); + NlwInverterBlock_REG_3_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_3_CLKF_IN1 + ); + NlwInverterBlock_REG_3_RSTF_IN2 : X_INV + port map ( + I => DIN_3_IBUF, + O => NlwInverterSignal_REG_3_RSTF_IN2 + ); + NlwInverterBlock_REG_4_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_4_RSTF, + O => NlwInverterSignal_REG_4_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_4_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_4_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_4_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_4_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_4_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_4_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_4_D2_PT_0_IN5 : X_INV + port map ( + I => REG(4), + O => NlwInverterSignal_REG_4_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_4_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_4_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_4_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_4_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_4_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_4_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_4_D2_PT_1_IN4 : X_INV + port map ( + I => REG(3), + O => NlwInverterSignal_REG_4_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_4_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_4_CLKF_IN0 + ); + NlwInverterBlock_REG_4_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_4_CLKF_IN1 + ); + NlwInverterBlock_REG_4_RSTF_IN2 : X_INV + port map ( + I => DIN_4_IBUF, + O => NlwInverterSignal_REG_4_RSTF_IN2 + ); + NlwInverterBlock_REG_5_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_5_RSTF, + O => NlwInverterSignal_REG_5_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_5_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_5_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_5_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_5_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_5_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_5_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_5_D2_PT_0_IN5 : X_INV + port map ( + I => REG(5), + O => NlwInverterSignal_REG_5_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_5_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_5_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_5_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_5_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_5_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_5_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_5_D2_PT_1_IN4 : X_INV + port map ( + I => REG(4), + O => NlwInverterSignal_REG_5_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_5_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_5_CLKF_IN0 + ); + NlwInverterBlock_REG_5_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_5_CLKF_IN1 + ); + NlwInverterBlock_REG_5_RSTF_IN2 : X_INV + port map ( + I => DIN_5_IBUF, + O => NlwInverterSignal_REG_5_RSTF_IN2 + ); + NlwInverterBlock_REG_6_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_6_RSTF, + O => NlwInverterSignal_REG_6_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_6_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_6_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_6_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_6_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_6_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_6_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_6_D2_PT_0_IN5 : X_INV + port map ( + I => REG(6), + O => NlwInverterSignal_REG_6_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_6_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_6_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_6_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_6_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_6_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_6_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_6_D2_PT_1_IN4 : X_INV + port map ( + I => REG(5), + O => NlwInverterSignal_REG_6_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_6_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_6_CLKF_IN0 + ); + NlwInverterBlock_REG_6_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_6_CLKF_IN1 + ); + NlwInverterBlock_REG_6_RSTF_IN2 : X_INV + port map ( + I => DIN_6_IBUF, + O => NlwInverterSignal_REG_6_RSTF_IN2 + ); + NlwInverterBlock_REG_7_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_7_RSTF, + O => NlwInverterSignal_REG_7_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_7_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_7_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_7_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_7_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_7_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_7_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_7_D2_PT_0_IN5 : X_INV + port map ( + I => REG(7), + O => NlwInverterSignal_REG_7_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_7_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_7_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_7_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_7_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_7_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_7_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_7_D2_PT_1_IN4 : X_INV + port map ( + I => REG(6), + O => NlwInverterSignal_REG_7_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_7_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_7_CLKF_IN0 + ); + NlwInverterBlock_REG_7_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_7_CLKF_IN1 + ); + NlwInverterBlock_REG_7_RSTF_IN2 : X_INV + port map ( + I => DIN_7_IBUF, + O => NlwInverterSignal_REG_7_RSTF_IN2 + ); + NlwInverterBlock_REG_8_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_8_RSTF, + O => NlwInverterSignal_REG_8_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_8_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_8_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_8_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_8_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_8_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_8_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_8_D2_PT_0_IN5 : X_INV + port map ( + I => REG(8), + O => NlwInverterSignal_REG_8_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_8_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_8_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_8_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_8_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_8_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_8_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_8_D2_PT_1_IN4 : X_INV + port map ( + I => REG(7), + O => NlwInverterSignal_REG_8_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_8_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_8_CLKF_IN0 + ); + NlwInverterBlock_REG_8_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_8_CLKF_IN1 + ); + NlwInverterBlock_REG_8_RSTF_IN2 : X_INV + port map ( + I => DIN_8_IBUF, + O => NlwInverterSignal_REG_8_RSTF_IN2 + ); + NlwInverterBlock_REG_9_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_9_RSTF, + O => NlwInverterSignal_REG_9_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_9_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_9_D2_PT_0_IN0 + ); + NlwInverterBlock_REG_9_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_9_D2_PT_0_IN1 + ); + NlwInverterBlock_REG_9_D2_PT_0_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_9_D2_PT_0_IN3 + ); + NlwInverterBlock_REG_9_D2_PT_0_IN5 : X_INV + port map ( + I => REG(8), + O => NlwInverterSignal_REG_9_D2_PT_0_IN5 + ); + NlwInverterBlock_REG_9_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_REG_9_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_9_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_9_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_9_D2_PT_1_IN3 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_REG_9_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_9_D2_PT_1_IN4 : X_INV + port map ( + I => REG(9), + O => NlwInverterSignal_REG_9_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_9_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_9_CLKF_IN0 + ); + NlwInverterBlock_REG_9_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_9_CLKF_IN1 + ); + NlwInverterBlock_REG_9_RSTF_IN2 : X_INV + port map ( + I => DIN_9_IBUF, + O => NlwInverterSignal_REG_9_RSTF_IN2 + ); + NlwInverterBlock_count_5_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_5_RSTF, + O => NlwInverterSignal_count_5_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_5_D2_PT_1_IN2 : X_INV + port map ( + I => VCLK_PRESCALE_5_IBUF, + O => NlwInverterSignal_count_5_D2_PT_1_IN2 + ); + NlwInverterBlock_count_5_D2_PT_2_IN1 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_5_D2_PT_2_IN1 + ); + NlwInverterBlock_count_5_RSTF_IN1 : X_INV + port map ( + I => VCLK_PRESCALE_5_IBUF, + O => NlwInverterSignal_count_5_RSTF_IN1 + ); + NlwInverterBlock_count_5_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_count_5_EXP_tsimrenamed_net_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN1 + ); + NlwInverterBlock_count_5_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_count_5_EXP_tsimrenamed_net_IN3 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN3 + ); + NlwInverterBlock_count_5_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_count_5_EXP_tsimrenamed_net_IN5 : X_INV + port map ( + I => VCLK_PRESCALE_1_IBUF, + O => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN5 + ); + NlwInverterBlock_SREG_IS_EMPTY_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SREG_IS_EMPTY_RSTF, + O => NlwInverterSignal_SREG_IS_EMPTY_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SREG_IS_EMPTY_RSTF_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SREG_IS_EMPTY_RSTF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_0_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_CNT_0_RSTF, + O => NlwInverterSignal_SHIFT_CNT_0_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_SETF_IN0 : X_INV + port map ( + I => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_UIM, + O => NlwInverterSignal_SHIFT_CNT_0_SETF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_SETF_IN1 : X_INV + port map ( + I => SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_UIM, + O => NlwInverterSignal_SHIFT_CNT_0_SETF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_0_RSTF_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_0_RSTF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_RSTF_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_0_RSTF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_1_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_CNT_1_RSTF, + O => NlwInverterSignal_SHIFT_CNT_1_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_SETF_IN0 : X_INV + port map ( + I => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_UIM, + O => NlwInverterSignal_SHIFT_CNT_1_SETF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_SETF_IN1 : X_INV + port map ( + I => SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_UIM, + O => NlwInverterSignal_SHIFT_CNT_1_SETF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_1_RSTF_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_RSTF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_RSTF_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_RSTF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_1_RSTF_IN3 : X_INV + port map ( + I => Msub_n0025_n00002_Msub_n0025_n00002_D2_UIM, + O => NlwInverterSignal_SHIFT_CNT_1_RSTF_IN3 + ); + NlwInverterBlock_SHIFT_CNT_1_RSTF_IN4 : X_INV + port map ( + I => Q_OpTx_OpTx_FX_DC_18_INV_124_UIM, + O => NlwInverterSignal_SHIFT_CNT_1_RSTF_IN4 + ); + NlwInverterBlock_SHIFT_CNT_2_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_CNT_2_RSTF, + O => NlwInverterSignal_SHIFT_CNT_2_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_CNT_2_SETF_IN0 : X_INV + port map ( + I => SHIFT_CNT_2_SHIFT_CNT_2_RSTF_UIM, + O => NlwInverterSignal_SHIFT_CNT_2_SETF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_2_SETF_IN1 : X_INV + port map ( + I => Q_OpTx_OpTx_FX_DC_23_INV_125_UIM, + O => NlwInverterSignal_SHIFT_CNT_2_SETF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_3_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_CNT_3_RSTF, + O => NlwInverterSignal_SHIFT_CNT_3_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_CNT_3_SETF_IN0 : X_INV + port map ( + I => Q_OpTx_OpTx_FX_DC_23_INV_125_UIM, + O => NlwInverterSignal_SHIFT_CNT_3_SETF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_3_SETF_IN1 : X_INV + port map ( + I => SHIFT_CNT_3_SHIFT_CNT_3_RSTF_UIM, + O => NlwInverterSignal_SHIFT_CNT_3_SETF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_3_RSTF_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_RSTF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_3_RSTF_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_RSTF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_3_RSTF_IN3 : X_INV + port map ( + I => Msub_n0025_n00022_Msub_n0025_n00022_D2_UIM, + O => NlwInverterSignal_SHIFT_CNT_3_RSTF_IN3 + ); + NlwInverterBlock_SHIFT_CNT_4_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_CNT_4_RSTF, + O => NlwInverterSignal_SHIFT_CNT_4_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_CNT_4_SETF_IN0 : X_INV + port map ( + I => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_UIM, + O => NlwInverterSignal_SHIFT_CNT_4_SETF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_4_SETF_IN1 : X_INV + port map ( + I => SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_UIM, + O => NlwInverterSignal_SHIFT_CNT_4_SETF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_4_RSTF_IN1 : X_INV + port map ( + I => Q_OpTx_OpTx_FX_SC_22_INV_126_UIM, + O => NlwInverterSignal_SHIFT_CNT_4_RSTF_IN1 + ); + NlwInverterBlock_VCLK_OBUF_CE_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_VCLK_OBUF_CE_IN0 + ); + NlwInverterBlock_VCLK_OBUF_CE_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_VCLK_OBUF_CE_IN1 + ); + NlwInverterBlock_VCLK_OBUF_CE_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_VCLK_OBUF_CE_IN2 + ); + NlwInverterBlock_VCLK_OBUF_CE_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_VCLK_OBUF_CE_IN3 + ); + NlwInverterBlock_VCLK_OBUF_CE_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_VCLK_OBUF_CE_IN4 + ); + NlwInverterBlock_VCLK_OBUF_CE_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_VCLK_OBUF_CE_IN5 + ); + NlwInverterBlock_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN0 + ); + NlwInverterBlock_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN2 + ); + NlwInverterBlock_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN3 + ); + NlwInverterBlock_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN4 + ); + NlwInverterBlock_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN5 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN5 + ); + NlwInverterBlock_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN6 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_SREG_IS_EMPTY_SREG_IS_EMPTY_SETF_D2_PT_1_IN6 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0_IN1 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0_IN2 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_0_IN2 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN1 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_1_IN2 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_2_IN1 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN1 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN2 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN2 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN3 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN3 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN4 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN4 + ); + NlwInverterBlock_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN5 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_SHIFT_CNT_0_SHIFT_CNT_0_SETF_INT_D2_PT_3_IN5 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0_IN1 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0_IN2 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_0_IN2 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN1 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_1_IN2 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN1 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_2_IN3 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN1 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_3_IN2 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN1 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN2 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN2 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN3 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN3 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN4 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN4 + ); + NlwInverterBlock_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN5 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_SHIFT_CNT_1_SHIFT_CNT_1_SETF_INT_D2_PT_4_IN5 + ); + NlwInverterBlock_Msub_n0025_n00002_Msub_n0025_n00002_D2_D2_IN0 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_Msub_n0025_n00002_Msub_n0025_n00002_D2_D2_IN0 + ); + NlwInverterBlock_Msub_n0025_n00002_Msub_n0025_n00002_D2_D2_IN1 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_Msub_n0025_n00002_Msub_n0025_n00002_D2_D2_IN1 + ); + NlwInverterBlock_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN0 + ); + NlwInverterBlock_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN1 + ); + NlwInverterBlock_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_0_IN4 + ); + NlwInverterBlock_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN0 + ); + NlwInverterBlock_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN1 + ); + NlwInverterBlock_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_1_IN4 + ); + NlwInverterBlock_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN0 + ); + NlwInverterBlock_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN1 + ); + NlwInverterBlock_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN3 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN3 + ); + NlwInverterBlock_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN4 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_2_SHIFT_CNT_2_RSTF_D2_PT_2_IN4 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0_IN1 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0_IN2 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_0_IN2 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN0 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN1 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_1_IN2 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN0 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN1 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN2 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN3 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN4 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN5 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN5 + ); + NlwInverterBlock_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN6 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_OpTx_OpTx_FX_DC_23_INV_125_D2_PT_2_IN6 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN0 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN1 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN4 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_0_IN4 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN0 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN1 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN4 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_1_IN4 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN0 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN1 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN4 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_2_IN4 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN0 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN1 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN3 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN3 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN4 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN4 + ); + NlwInverterBlock_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN5 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_3_SHIFT_CNT_3_RSTF_D2_PT_3_IN5 + ); + NlwInverterBlock_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN0 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN0 + ); + NlwInverterBlock_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN1 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN1 + ); + NlwInverterBlock_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN2 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN2 + ); + NlwInverterBlock_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN3 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_Msub_n0025_n00022_Msub_n0025_n00022_D2_D2_IN3 + ); + NlwInverterBlock_OpTx_FX_DC_20_D2_PT_0_IN0 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_OpTx_FX_DC_20_D2_PT_0_IN0 + ); + NlwInverterBlock_OpTx_FX_DC_20_D2_PT_0_IN1 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_OpTx_FX_DC_20_D2_PT_0_IN1 + ); + NlwInverterBlock_OpTx_FX_DC_20_D2_PT_1_IN0 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_OpTx_FX_DC_20_D2_PT_1_IN0 + ); + NlwInverterBlock_OpTx_FX_DC_20_D2_PT_1_IN1 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_OpTx_FX_DC_20_D2_PT_1_IN1 + ); + NlwInverterBlock_OpTx_FX_DC_20_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_OpTx_FX_DC_20_D2_PT_1_IN2 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0_IN1 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0_IN2 : X_INV + port map ( + I => SREG_IS_EMPTY, + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_0_IN2 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN0 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN1 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_1_IN2 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN0 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN1 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN2 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_2_IN2 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN0 : X_INV + port map ( + I => LOAD_IBUF, + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN0 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN1 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN1 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN2 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN3 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN4 + ); + NlwInverterBlock_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN5 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SHIFT_CNT_4_SHIFT_CNT_4_SETF_INT_D2_PT_3_IN5 + ); + NlwInverterBlock_OpTx_FX_DC_21_D2_PT_0_IN0 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_0_IN0 + ); + NlwInverterBlock_OpTx_FX_DC_21_D2_PT_0_IN1 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_0_IN1 + ); + NlwInverterBlock_OpTx_FX_DC_21_D2_PT_1_IN0 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN0 + ); + NlwInverterBlock_OpTx_FX_DC_21_D2_PT_1_IN1 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN1 + ); + NlwInverterBlock_OpTx_FX_DC_21_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN2 + ); + NlwInverterBlock_OpTx_FX_DC_21_D2_PT_1_IN3 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_OpTx_FX_DC_21_D2_PT_1_IN3 + ); + NlwInverterBlock_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2_IN0 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2_IN0 + ); + NlwInverterBlock_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2_IN1 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_2_IN1 + ); + NlwInverterBlock_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN0 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN0 + ); + NlwInverterBlock_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN1 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN1 + ); + NlwInverterBlock_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN2 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN2 + ); + NlwInverterBlock_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN3 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN3 + ); + NlwInverterBlock_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN4 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_OpTx_OpTx_FX_SC_22_INV_126_D2_PT_3_IN4 + ); + NlwInverterBlock_EXP18_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP18_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP18_EXP_PT_0_IN1 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_EXP18_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP18_EXP_PT_0_IN2 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_EXP18_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP18_EXP_PT_0_IN3 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_EXP18_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP18_EXP_PT_0_IN4 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_EXP18_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP18_EXP_PT_0_IN5 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_EXP18_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP18_EXP_PT_1_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_EXP18_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP18_EXP_PT_1_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_EXP18_EXP_PT_1_IN1 + ); + NlwInverterBlock_EXP18_EXP_PT_1_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_EXP18_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP18_EXP_PT_1_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_EXP18_EXP_PT_1_IN3 + ); + NlwInverterBlock_EXP18_EXP_PT_1_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_EXP18_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP18_EXP_PT_1_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_EXP18_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP19_EXP_PT_0_IN2 : X_INV + port map ( + I => VCLK_PRESCALE_4_IBUF, + O => NlwInverterSignal_EXP19_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP19_EXP_PT_1_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_EXP19_EXP_PT_1_IN1 + ); + NlwInverterBlock_EXP19_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP19_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP19_EXP_PT_2_IN1 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_EXP19_EXP_PT_2_IN1 + ); + NlwInverterBlock_EXP19_EXP_PT_2_IN3 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_EXP19_EXP_PT_2_IN3 + ); + NlwInverterBlock_EXP19_EXP_PT_2_IN4 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_EXP19_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP19_EXP_PT_2_IN5 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_EXP19_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP20_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP20_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP20_EXP_PT_0_IN2 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_EXP20_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP20_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP20_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP20_EXP_PT_1_IN2 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_EXP20_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP20_EXP_PT_2_IN0 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_EXP20_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP20_EXP_PT_2_IN1 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_EXP20_EXP_PT_2_IN1 + ); + NlwInverterBlock_EXP20_EXP_PT_2_IN2 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_EXP20_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP20_EXP_PT_2_IN3 : X_INV + port map ( + I => VCLK_PRESCALE_3_IBUF, + O => NlwInverterSignal_EXP20_EXP_PT_2_IN3 + ); + NlwInverterBlock_EXP20_EXP_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP20_EXP_PT_3_IN0 + ); + NlwInverterBlock_EXP20_EXP_PT_3_IN1 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_EXP20_EXP_PT_3_IN1 + ); + NlwInverterBlock_EXP20_EXP_PT_3_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_EXP20_EXP_PT_3_IN2 + ); + NlwInverterBlock_EXP20_EXP_PT_3_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_EXP20_EXP_PT_3_IN3 + ); + NlwBlockROC : X_ROC + generic map (ROC_WIDTH => 100 ns) + port map (O => PRLD); + +end Structure; + diff --git a/projects/Eval_VConfig/vconfig.vhdl b/projects/Eval_VConfig/vconfig.vhdl new file mode 100644 index 0000000..be44c3b --- /dev/null +++ b/projects/Eval_VConfig/vconfig.vhdl @@ -0,0 +1,183 @@ +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.STD_LOGIC_ARITH.ALL; +use IEEE.STD_LOGIC_UNSIGNED.ALL; + +-- Uncomment the following lines to use the declarations that are +-- provided for instantiating Xilinx primitive components. +--library UNISIM; +--use UNISIM.VComponents.all; + +entity vconfig is + Port ( RES : in std_logic; + nINIT_B : in std_logic; + CLK : in std_logic; + DONE : in std_logic; + CCLK : out std_logic; + CCLK_PRESCALER : in std_logic_vector(5 downto 0); + LOAD_PRESCALER : in std_logic; + DIN : in std_logic_vector(31 downto 0); + DOUT : out std_logic; + LOAD_SREG : in std_logic; + BUF_IS_EMPTY : inout std_logic); +end vconfig; + +architecture Behavioral of vconfig is + +constant nbits : integer := 32; +constant nBufs : integer := 2; + +type t_config_state is (CFG_STOP, CFG_INIT, CFG_RUN); +type t_buf is array (0 to nBufs-1) of std_logic_vector (nBits-1 downto 0); + +signal REG: t_buf; +signal count, CLK_SCALE: integer range 0 to 63; +signal SHIFT_CNT: integer range 0 to nbits-1; +signal state, next_state : t_config_state; +signal SCLK, SHIFT_EN : STD_LOGIC; +signal buf_depth: integer range 0 to 2; +signal tempID, readBufId, writeBufId : integer range 0 to nBufs-1; + + +begin + +-- 4-bit loadable serial-in and serial-out shift register +-- CLK: in STD_LOGIC; +-- DIN: in STD_LOGIC; +-- LOAD: in STD_LOGIC; +-- LOAD_DATA: in STD_LOGIC_VECTOR(3 downto 0); +-- DOUT: out STD_LOGIC; + + +process (RES, SCLK, state, nINIT_B, DONE, REG, BUF_IS_EMPTY) +begin + if (RES = '1') then + CCLK <= '1'; + SHIFT_EN <= '0'; + DOUT <= 'Z'; + + else + case state is + when CFG_STOP => + SHIFT_EN <= '0'; + CCLK <= '1'; + if (DONE = '0' and BUF_IS_EMPTY = '0') then + next_state <= CFG_INIT; + else + next_state <= CFG_STOP; + end if; + + when CFG_INIT => + CCLK <= SCLK; + next_state <= CFG_RUN; + + when CFG_RUN => + SHIFT_EN <= '1'; + CCLK <= SCLK; + if (DONE = '1' or nINIT_B = '0' or BUF_IS_EMPTY = '1') then + next_state <= CFG_STOP; + else + next_state <= CFG_RUN; + end if; + end case; + if (nINIT_B = '1') then + DOUT <= STD_LOGIC(REG(readBufId)(nbits-1)); + else + DOUT <= 'Z'; + end if; + end if; + +end process; + +sreg: + process(RES, SCLK, REG, DIN, LOAD_SREG, SHIFT_EN, SHIFT_CNT) + begin + if (RES = '1') then + BUF_IS_EMPTY <= '1'; + SHIFT_CNT <= 0; + writeBufId <= 0; + readBufId <= 0; + buf_depth <= 0; + + elsif (LOAD_SREG = '1') then + REG(writeBufId) <= DIN; + + if (SHIFT_EN = '0') then + SHIFT_CNT <= nbits-1; + end if; + + if (buf_depth = nbufs) then + buf_depth <= buf_depth ; + else + buf_depth <= buf_depth + 1; + end if; + + else + if SCLK='0' and SCLK'event then + if SHIFT_EN = '1' then + REG(readBufId)(nbits-1 downto 0) <= REG(readBufId)(nbits-2 downto 0) & '0'; + if (SHIFT_CNT = 0) then + if (buf_depth = 0) then + writeBufId <= 0; + readBufId <= 0; + else + SHIFT_CNT <= nbits-1; + tempID <= readBufID; + readBufID <= writeBufId; + writeBufId <= tempID; + buf_depth <= buf_depth - 1; + end if; + else + SHIFT_CNT <= SHIFT_CNT - 1; + end if; + end if; + end if; + end if; + if (SHIFT_CNT = 0 and buf_depth = 1) then + BUF_IS_EMPTY <= '1'; + else + BUF_IS_EMPTY <= '0'; + end if; + end process; + +-- 4-bit synchronous counter with count enable, +-- asynchronous reset +-- CLK: in STD_LOGIC; +-- RESET: in STD_LOGIC; +-- CE, LOAD, DIR: in STD_LOGIC; +-- DIN: in STD_LOGIC_VECTOR(3 downto 0); +-- COUNT: inout STD_LOGIC_VECTOR(3 downto 0); +cfg_state_gen: + process(RES, SCLK, next_state) + begin + if (RES = '1') then + state <= CFG_STOP; + elsif SCLK='1' and SCLK'event then + state <= next_state; + end if; + end process; + + +clk_prescaler: +process (RES, CLK, CCLK_PRESCALER, LOAD_PRESCALER) +begin + if (RES = '1') then + SCLK <= '1'; + CLK_SCALE <= 1; + COUNT <= CLK_SCALE; + + elsif (LOAD_PRESCALER = '1') then + CLK_SCALE <= CONV_INTEGER(CCLK_PRESCALER); + + elsif CLK='1' and CLK'event then + if (COUNT = 1) then + SCLK <= not SCLK; + + COUNT <= CLK_SCALE; + else + COUNT <= COUNT - 1; + end if; + end if; +end process; + +end Behavioral; diff --git a/projects/Eval_VConfig/vconfig_locked.ucf b/projects/Eval_VConfig/vconfig_locked.ucf new file mode 100644 index 0000000..31e62e0 --- /dev/null +++ b/projects/Eval_VConfig/vconfig_locked.ucf @@ -0,0 +1,54 @@ + +#PINLOCK_BEGIN + +#Sun May 02 01:57:09 2004 + +NET "CLK" LOC = "S:PIN30"; +NET "DIN<0>" LOC = "S:PIN94"; +NET "DIN<10>" LOC = "S:PIN132"; +NET "DIN<11>" LOC = "S:PIN12"; +NET "DIN<12>" LOC = "S:PIN124"; +NET "DIN<13>" LOC = "S:PIN85"; +NET "DIN<14>" LOC = "S:PIN118"; +NET "DIN<15>" LOC = "S:PIN82"; +NET "DIN<16>" LOC = "S:PIN139"; +NET "DIN<17>" LOC = "S:PIN40"; +NET "DIN<18>" LOC = "S:PIN6"; +NET "DIN<19>" LOC = "S:PIN115"; +NET "DIN<1>" LOC = "S:PIN35"; +NET "DIN<20>" LOC = "S:PIN134"; +NET "DIN<21>" LOC = "S:PIN76"; +NET "DIN<22>" LOC = "S:PIN136"; +NET "DIN<23>" LOC = "S:PIN13"; +NET "DIN<24>" LOC = "S:PIN103"; +NET "DIN<25>" LOC = "S:PIN112"; +NET "DIN<26>" LOC = "S:PIN59"; +NET "DIN<27>" LOC = "S:PIN88"; +NET "DIN<28>" LOC = "S:PIN101"; +NET "DIN<29>" LOC = "S:PIN25"; +NET "DIN<2>" LOC = "S:PIN93"; +NET "DIN<30>" LOC = "S:PIN38"; +NET "DIN<31>" LOC = "S:PIN91"; +NET "DIN<3>" LOC = "S:PIN21"; +NET "DIN<4>" LOC = "S:PIN143"; +NET "DIN<5>" LOC = "S:PIN28"; +NET "DIN<6>" LOC = "S:PIN24"; +NET "DIN<7>" LOC = "S:PIN44"; +NET "DIN<8>" LOC = "S:PIN104"; +NET "DIN<9>" LOC = "S:PIN140"; +NET "DONE" LOC = "S:PIN48"; +NET "LOAD_PRESCALER" LOC = "S:PIN74"; +NET "LOAD_SREG" LOC = "S:PIN64"; +NET "RES" LOC = "S:PIN98"; +NET "VCLK_PRESCALER<0>" LOC = "S:PIN11"; +NET "VCLK_PRESCALER<1>" LOC = "S:PIN97"; +NET "VCLK_PRESCALER<2>" LOC = "S:PIN133"; +NET "VCLK_PRESCALER<3>" LOC = "S:PIN7"; +NET "VCLK_PRESCALER<4>" LOC = "S:PIN138"; +NET "VCLK_PRESCALER<5>" LOC = "S:PIN142"; +NET "nINIT_B" LOC = "S:PIN10"; +NET "DOUT" LOC = "S:PIN79"; +NET "SCLK" LOC = "S:PIN9"; +NET "VCLK" LOC = "S:PIN50"; +NET "dummy_out" LOC = "S:PIN117"; +#PINLOCK_END diff --git a/projects/Eval_VConfig/vconfig_tb.fdo b/projects/Eval_VConfig/vconfig_tb.fdo new file mode 100644 index 0000000..cfe2a04 --- /dev/null +++ b/projects/Eval_VConfig/vconfig_tb.fdo @@ -0,0 +1,13 @@ +## NOTE: Do not edit this file. +## Autogenerated by ProjNav (creatfdo.tcl) on Wed May 05 21:50:05 Westeuropäische Sommerzeit 2004 +## +vlib work +vcom -93 -explicit vconfig.vhdl +vcom -93 -explicit vconfig_tb.vhd +vsim -t 1ps -lib work vconfig_tb +do vconfig_tb.udo +view wave +add wave * +view structure +view signals +run 6000ns diff --git a/projects/Eval_VConfig/vconfig_tb.tdo b/projects/Eval_VConfig/vconfig_tb.tdo new file mode 100644 index 0000000..b97c007 --- /dev/null +++ b/projects/Eval_VConfig/vconfig_tb.tdo @@ -0,0 +1,15 @@ +## NOTE: Do not edit this file. +## Auto generated by Project Navigator for VHDL Post-PAR Simulation +## +vlib work +## Compile Post-PAR Model for Module vconfig +vcom -87 -explicit vconfig_timesim.vhd +vcom -93 -explicit vconfig_tb.vhd +vsim -t 1ps -sdfmax /UUT=vconfig_timesim.sdf -lib work vconfig_tb +do vconfig_tb.udo +view wave +add wave * +view structure +view signals +run 6000ns +## End diff --git a/projects/Eval_VConfig/vconfig_tb.udo b/projects/Eval_VConfig/vconfig_tb.udo new file mode 100644 index 0000000..71e50c2 --- /dev/null +++ b/projects/Eval_VConfig/vconfig_tb.udo @@ -0,0 +1,4 @@ +-- ProjNav VHDL simulation template: vconfig_tb.udo +-- You may edit this file after the line that starts with +-- '-- START' to customize your simulation +-- START user-defined simulation commands diff --git a/projects/Eval_VConfig/vconfig_tb.vhd b/projects/Eval_VConfig/vconfig_tb.vhd new file mode 100644 index 0000000..cedcf69 --- /dev/null +++ b/projects/Eval_VConfig/vconfig_tb.vhd @@ -0,0 +1,129 @@ + +-- VHDL Test Bench Created from source file vconfig.vhd -- 20:20:01 05/01/2004 +-- +-- Notes: +-- This testbench has been automatically generated using types std_logic and +-- std_logic_vector for the ports of the unit under test. Xilinx recommends +-- that these types always be used for the top-level I/O of a design in order +-- to guarantee that the testbench will bind correctly to the post-implementation +-- simulation model. +-- +LIBRARY ieee; +USE ieee.numeric_std.ALL; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.STD_LOGIC_ARITH.ALL; +use IEEE.STD_LOGIC_UNSIGNED.ALL; + +ENTITY vconfig_tb IS +END vconfig_tb; + +ARCHITECTURE behavior OF vconfig_tb IS + + COMPONENT vconfig + PORT( + RES : IN std_logic; + nINIT_B : IN std_logic; + CLK : IN std_logic; + DONE : IN std_logic; + CCLK : OUT std_logic; + CCLK_PRESCALER : IN std_logic_vector(5 downto 0); + LOAD_PRESCALER : in std_logic; + DIN : IN std_logic_vector(31 downto 0); + DOUT : OUT std_logic; + BUF_IS_EMPTY : inout std_logic; + LOAD_SREG : IN std_logic + ); + END COMPONENT; + + SIGNAL RES : std_logic := '1'; + SIGNAL nINIT_B : std_logic := '0'; + SIGNAL CLK : std_logic := '0'; + SIGNAL DONE : std_logic := '1'; + SIGNAL CCLK : std_logic; + SIGNAL CCLK_PRESCALER : std_logic_vector(5 downto 0); + SIGNAL LOAD_PRESCALER : std_logic := '0'; + SIGNAL DOUT : std_logic; + SIGNAL DIN : std_logic_vector(31 downto 0); + SIGNAL LOAD_SREG : std_logic := '0'; + SIGNAL BUF_IS_EMPTY : std_logic; + + constant ClockPeriod : Time := 16.667 ns; + constant CFG_PRESCALE: integer range 0 to 63 := 2; + +BEGIN + + uut: vconfig PORT MAP( + RES => RES, + nINIT_B => nINIT_B, + CLK => CLK, + DONE => DONE, + CCLK => CCLK, + CCLK_PRESCALER => CCLK_PRESCALER, + LOAD_PRESCALER => LOAD_PRESCALER, + DOUT => DOUT, + DIN => DIN, + BUF_IS_EMPTY => BUF_IS_EMPTY, + LOAD_SREG => LOAD_SREG + ); + + busclock: process + begin + CLK <= '1'; + loop + wait for (ClockPeriod / 2); + CLK <= not CLK; + end loop; + end process; + +-- *** Test Bench - User Defined Section *** + tb : PROCESS + BEGIN + + wait for 5*ClockPeriod; + RES <= '0'; + + wait for 5*ClockPeriod; + CCLK_PRESCALER <= CONV_STD_LOGIC_VECTOR(CFG_PRESCALE,6); + + wait for 1.5*ClockPeriod; + LOAD_PRESCALER <= '1'; + + wait for 1*ClockPeriod; + LOAD_PRESCALER <= '0'; + + wait for 1*ClockPeriod; + DIN <= X"BAA34569"; + + wait for 1.5*ClockPeriod; + LOAD_SREG <= '1'; + + wait for 1.0*ClockPeriod; + LOAD_SREG <= '0'; + + wait for 5*ClockPeriod; + DONE <= '0'; + + wait for 2*ClockPeriod; + nINIT_B <= '1'; + + wait for 30.0*real(CFG_PRESCALE)*ClockPeriod*2; + + DIN <= X"8654F41B"; + + wait for 1.5*ClockPeriod; + LOAD_SREG <= '1'; + + wait for 2.0*ClockPeriod; + LOAD_SREG <= '0'; + + wait for 29.0*real(CFG_PRESCALE)*ClockPeriod*2; + DONE <= '1'; + + wait for 10.0*ClockPeriod; + nINIT_B <= '0'; + + wait; -- will wait forever + END PROCESS; +-- *** End Test Bench - User Defined Section *** + +END; diff --git a/projects/Eval_VConfig/vconfig_timesim.vhd b/projects/Eval_VConfig/vconfig_timesim.vhd new file mode 100644 index 0000000..7deb6c4 --- /dev/null +++ b/projects/Eval_VConfig/vconfig_timesim.vhd @@ -0,0 +1,21777 @@ +-- Xilinx Vhdl netlist produced by netgen application (version G.30) +-- Command : -rpw 100 -ar Structure -xon true -w -ofmt vhdl -sim vconfig.nga vconfig_timesim.vhd +-- Input file : vconfig.nga +-- Output file : vconfig_timesim.vhd +-- Design name : vconfig.nga +-- # of Entities : 1 +-- Xilinx : D:/Xilinx +-- Device : XC95288XL-6-TQ144 (Speed File: Version 3.0) + +-- This vhdl netlist is a simulation model and uses simulation +-- primitives which may not represent the true implementation of the +-- device, however the netlist is functionally correct and should not +-- be modified. This file cannot be synthesized and should only be used +-- with supported simulation tools. + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library SIMPRIM; +use SIMPRIM.VCOMPONENTS.ALL; +use SIMPRIM.VPACKAGE.ALL; + +entity vconfig is + port ( + CLK : in STD_LOGIC := 'X'; + RES : in STD_LOGIC := 'X'; + LOAD_PRESCALER : in STD_LOGIC := 'X'; + LOAD_SREG : in STD_LOGIC := 'X'; + DONE : in STD_LOGIC := 'X'; + nINIT_B : in STD_LOGIC := 'X'; + DOUT : out STD_LOGIC; + BUF_IS_EMPTY : out STD_LOGIC; + CCLK : out STD_LOGIC; + CCLK_PRESCALER : in STD_LOGIC_VECTOR ( 5 downto 0 ); + DIN : in STD_LOGIC_VECTOR ( 31 downto 0 ) + ); +end vconfig; + +architecture Structure of vconfig is + signal FCLKIO_0 : STD_LOGIC; + signal RES_IBUF : STD_LOGIC; + signal LOAD_PRESCALER_IBUF : STD_LOGIC; + signal LOAD_SREG_IBUF : STD_LOGIC; + signal CCLK_PRESCALER_0_IBUF : STD_LOGIC; + signal DIN_0_IBUF : STD_LOGIC; + signal DIN_1_IBUF : STD_LOGIC; + signal DIN_10_IBUF : STD_LOGIC; + signal DIN_11_IBUF : STD_LOGIC; + signal DIN_12_IBUF : STD_LOGIC; + signal DIN_13_IBUF : STD_LOGIC; + signal DIN_14_IBUF : STD_LOGIC; + signal DIN_15_IBUF : STD_LOGIC; + signal DIN_16_IBUF : STD_LOGIC; + signal DIN_17_IBUF : STD_LOGIC; + signal DIN_18_IBUF : STD_LOGIC; + signal DIN_19_IBUF : STD_LOGIC; + signal DIN_2_IBUF : STD_LOGIC; + signal DIN_20_IBUF : STD_LOGIC; + signal DIN_21_IBUF : STD_LOGIC; + signal DIN_22_IBUF : STD_LOGIC; + signal DIN_23_IBUF : STD_LOGIC; + signal DIN_24_IBUF : STD_LOGIC; + signal DIN_25_IBUF : STD_LOGIC; + signal DIN_26_IBUF : STD_LOGIC; + signal DIN_27_IBUF : STD_LOGIC; + signal DIN_28_IBUF : STD_LOGIC; + signal DIN_29_IBUF : STD_LOGIC; + signal DIN_3_IBUF : STD_LOGIC; + signal DIN_30_IBUF : STD_LOGIC; + signal DIN_31_IBUF : STD_LOGIC; + signal DIN_4_IBUF : STD_LOGIC; + signal DIN_5_IBUF : STD_LOGIC; + signal DIN_6_IBUF : STD_LOGIC; + signal DIN_7_IBUF : STD_LOGIC; + signal DIN_8_IBUF : STD_LOGIC; + signal DIN_9_IBUF : STD_LOGIC; + signal DONE_IBUF : STD_LOGIC; + signal nINIT_B_IBUF : STD_LOGIC; + signal CCLK_PRESCALER_1_IBUF : STD_LOGIC; + signal CCLK_PRESCALER_2_IBUF : STD_LOGIC; + signal CCLK_PRESCALER_3_IBUF : STD_LOGIC; + signal CCLK_PRESCALER_4_IBUF : STD_LOGIC; + signal CCLK_PRESCALER_5_IBUF : STD_LOGIC; + signal DOUT_OBUFE : STD_LOGIC; + signal DOUT_OBUFE_OE : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_Q : STD_LOGIC; + signal CCLK_OBUF : STD_LOGIC; + signal SCLK_Q : STD_LOGIC; + signal SCLK : STD_LOGIC; + signal SCLK_D : STD_LOGIC; + signal SCLK_tsimcreated_xor_Q : STD_LOGIC; + signal SCLK_SETF : STD_LOGIC; + signal PRLD : STD_LOGIC; + signal SCLK_CE : STD_LOGIC; + signal SCLK_D1 : STD_LOGIC; + signal SCLK_D2 : STD_LOGIC; + signal readBufId_0_Q : STD_LOGIC; + signal readBufId_0_RSTF : STD_LOGIC; + signal readBufId_0_tsimcreated_prld_Q : STD_LOGIC; + signal readBufId_0_D : STD_LOGIC; + signal readBufId_0_CLKF : STD_LOGIC; + signal Gnd : STD_LOGIC; + signal readBufId_0_CE : STD_LOGIC; + signal readBufId_0_D1 : STD_LOGIC; + signal readBufId_0_D2 : STD_LOGIC; + signal readBufId_0_D2_PT_0 : STD_LOGIC; + signal readBufId_0_D2_PT_1 : STD_LOGIC; + signal SHIFT_EN : STD_LOGIC; + signal buf_depth_0_Q : STD_LOGIC; + signal buf_depth_0_D : STD_LOGIC; + signal buf_depth_0_tsimcreated_xor_Q : STD_LOGIC; + signal buf_depth_0_RSTF : STD_LOGIC; + signal buf_depth_0_SETF : STD_LOGIC; + signal buf_depth_0_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal buf_depth_0_tsimcreated_prld_Q : STD_LOGIC; + signal buf_depth_0_CLKF : STD_LOGIC; + signal Vcc : STD_LOGIC; + signal buf_depth_0_D1 : STD_LOGIC; + signal buf_depth_0_D2 : STD_LOGIC; + signal buf_depth_0_D2_PT_0 : STD_LOGIC; + signal buf_depth_0_D2_PT_1 : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_UIM : STD_LOGIC; + signal buf_depth_1_Q : STD_LOGIC; + signal buf_depth_1_D : STD_LOGIC; + signal buf_depth_1_tsimcreated_xor_Q : STD_LOGIC; + signal buf_depth_1_RSTF : STD_LOGIC; + signal buf_depth_1_SETF : STD_LOGIC; + signal buf_depth_1_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal buf_depth_1_tsimcreated_prld_Q : STD_LOGIC; + signal buf_depth_1_CLKF : STD_LOGIC; + signal buf_depth_1_D1 : STD_LOGIC; + signal buf_depth_1_D2 : STD_LOGIC; + signal buf_depth_1_D2_PT_0 : STD_LOGIC; + signal buf_depth_1_D2_PT_1 : STD_LOGIC; + signal buf_depth_1_buf_depth_1_RSTF_UIM : STD_LOGIC; + signal SHIFT_CNT_0_Q : STD_LOGIC; + signal SHIFT_CNT_0_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal SHIFT_CNT_0_EXP : STD_LOGIC; + signal SHIFT_CNT_0_D : STD_LOGIC; + signal SHIFT_CNT_0_tsimcreated_xor_Q : STD_LOGIC; + signal SHIFT_CNT_0_RSTF : STD_LOGIC; + signal SHIFT_CNT_0_SETF : STD_LOGIC; + signal SHIFT_CNT_0_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_CNT_0_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_CNT_0_CLKF : STD_LOGIC; + signal SHIFT_CNT_0_D1 : STD_LOGIC; + signal SHIFT_CNT_0_D2 : STD_LOGIC; + signal SHIFT_CNT_0_D2_PT_0 : STD_LOGIC; + signal EXP69_EXP : STD_LOGIC; + signal SHIFT_CNT_0_D2_PT_1 : STD_LOGIC; + signal count_0_Q : STD_LOGIC; + signal count_0_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal count_0_EXP : STD_LOGIC; + signal count_0_RSTF : STD_LOGIC; + signal count_0_SETF : STD_LOGIC; + signal count_0_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_0_tsimcreated_prld_Q : STD_LOGIC; + signal count_0_D : STD_LOGIC; + signal count_0_D1 : STD_LOGIC; + signal count_0_D2 : STD_LOGIC; + signal EXP67_EXP : STD_LOGIC; + signal count_0_D2_PT_0 : STD_LOGIC; + signal count_0_D2_PT_1 : STD_LOGIC; + signal count_0_D2_PT_2 : STD_LOGIC; + signal count_4_Q : STD_LOGIC; + signal count_4_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal count_4_EXP : STD_LOGIC; + signal count_4_D : STD_LOGIC; + signal count_4_tsimcreated_xor_Q : STD_LOGIC; + signal count_4_RSTF : STD_LOGIC; + signal count_4_SETF : STD_LOGIC; + signal count_4_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_4_tsimcreated_prld_Q : STD_LOGIC; + signal count_4_D1 : STD_LOGIC; + signal count_4_D2 : STD_LOGIC; + signal CLK_SCALE_0_EXP : STD_LOGIC; + signal count_4_D2_PT_0 : STD_LOGIC; + signal count_4_D2_PT_1 : STD_LOGIC; + signal count_4_D2_PT_2 : STD_LOGIC; + signal SHIFT_CNT_1_Q : STD_LOGIC; + signal SHIFT_CNT_1_D : STD_LOGIC; + signal SHIFT_CNT_1_tsimcreated_xor_Q : STD_LOGIC; + signal SHIFT_CNT_1_RSTF : STD_LOGIC; + signal SHIFT_CNT_1_SETF : STD_LOGIC; + signal SHIFT_CNT_1_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_CNT_1_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_CNT_1_CLKF : STD_LOGIC; + signal SHIFT_CNT_1_D1 : STD_LOGIC; + signal SHIFT_CNT_1_D2 : STD_LOGIC; + signal SHIFT_CNT_1_D2_PT_0 : STD_LOGIC; + signal SHIFT_CNT_1_D2_PT_1 : STD_LOGIC; + signal SHIFT_CNT_2_EXP : STD_LOGIC; + signal SHIFT_CNT_1_D2_PT_2 : STD_LOGIC; + signal SHIFT_CNT_3_EXP : STD_LOGIC; + signal SHIFT_CNT_1_D2_PT_3 : STD_LOGIC; + signal SHIFT_CNT_2_Q : STD_LOGIC; + signal SHIFT_CNT_2_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal SHIFT_CNT_2_D : STD_LOGIC; + signal SHIFT_CNT_2_tsimcreated_xor_Q : STD_LOGIC; + signal SHIFT_CNT_2_RSTF : STD_LOGIC; + signal SHIFT_CNT_2_SETF : STD_LOGIC; + signal SHIFT_CNT_2_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_CNT_2_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_CNT_2_CLKF : STD_LOGIC; + signal SHIFT_CNT_2_D1 : STD_LOGIC; + signal SHIFT_CNT_2_D2 : STD_LOGIC; + signal SHIFT_CNT_2_D2_PT_0 : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_EXP : STD_LOGIC; + signal SHIFT_CNT_2_D2_PT_1 : STD_LOGIC; + signal SHIFT_CNT_3_Q : STD_LOGIC; + signal SHIFT_CNT_3_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal SHIFT_CNT_3_D : STD_LOGIC; + signal SHIFT_CNT_3_tsimcreated_xor_Q : STD_LOGIC; + signal SHIFT_CNT_3_RSTF : STD_LOGIC; + signal SHIFT_CNT_3_SETF : STD_LOGIC; + signal SHIFT_CNT_3_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_CNT_3_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_CNT_3_CLKF : STD_LOGIC; + signal SHIFT_CNT_3_D1 : STD_LOGIC; + signal SHIFT_CNT_3_D2 : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_EXP : STD_LOGIC; + signal SHIFT_CNT_3_D2_PT_0 : STD_LOGIC; + signal SHIFT_CNT_3_D2_PT_1 : STD_LOGIC; + signal count_1_Q : STD_LOGIC; + signal count_1_D : STD_LOGIC; + signal count_1_tsimcreated_xor_Q : STD_LOGIC; + signal count_1_RSTF : STD_LOGIC; + signal count_1_SETF : STD_LOGIC; + signal count_1_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_1_tsimcreated_prld_Q : STD_LOGIC; + signal count_1_D1 : STD_LOGIC; + signal count_1_D2 : STD_LOGIC; + signal CLK_SCALE_1_EXP : STD_LOGIC; + signal count_1_D2_PT_0 : STD_LOGIC; + signal count_1_D2_PT_1 : STD_LOGIC; + signal count_1_D2_PT_2 : STD_LOGIC; + signal count_1_D2_PT_3 : STD_LOGIC; + signal count_2_Q : STD_LOGIC; + signal count_2_D : STD_LOGIC; + signal count_2_tsimcreated_xor_Q : STD_LOGIC; + signal count_2_RSTF : STD_LOGIC; + signal count_2_SETF : STD_LOGIC; + signal count_2_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_2_tsimcreated_prld_Q : STD_LOGIC; + signal count_2_D1 : STD_LOGIC; + signal count_2_D2 : STD_LOGIC; + signal count_2_D2_PT_0 : STD_LOGIC; + signal count_2_D2_PT_1 : STD_LOGIC; + signal count_2_D2_PT_2 : STD_LOGIC; + signal count_2_D2_PT_3 : STD_LOGIC; + signal count_3_Q : STD_LOGIC; + signal count_3_D : STD_LOGIC; + signal count_3_tsimcreated_xor_Q : STD_LOGIC; + signal count_3_RSTF : STD_LOGIC; + signal count_3_SETF : STD_LOGIC; + signal count_3_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_3_tsimcreated_prld_Q : STD_LOGIC; + signal count_3_D1 : STD_LOGIC; + signal count_3_D2 : STD_LOGIC; + signal count_3_D2_PT_0 : STD_LOGIC; + signal count_3_D2_PT_1 : STD_LOGIC; + signal count_3_D2_PT_2 : STD_LOGIC; + signal count_3_D2_PT_3 : STD_LOGIC; + signal SHIFT_CNT_4_Q : STD_LOGIC; + signal SHIFT_CNT_4_D : STD_LOGIC; + signal SHIFT_CNT_4_tsimcreated_xor_Q : STD_LOGIC; + signal SHIFT_CNT_4_RSTF : STD_LOGIC; + signal SHIFT_CNT_4_SETF : STD_LOGIC; + signal SHIFT_CNT_4_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_CNT_4_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_CNT_4_CLKF : STD_LOGIC; + signal SHIFT_CNT_4_D1 : STD_LOGIC; + signal SHIFT_CNT_4_D2 : STD_LOGIC; + signal SHIFT_CNT_4_D2_PT_0 : STD_LOGIC; + signal SHIFT_CNT_4_D2_PT_1 : STD_LOGIC; + signal SHIFT_CNT_4_D2_PT_2 : STD_LOGIC; + signal count_5_Q : STD_LOGIC; + signal count_5_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal count_5_EXP : STD_LOGIC; + signal count_5_D : STD_LOGIC; + signal count_5_tsimcreated_xor_Q : STD_LOGIC; + signal count_5_RSTF : STD_LOGIC; + signal count_5_SETF : STD_LOGIC; + signal count_5_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal count_5_tsimcreated_prld_Q : STD_LOGIC; + signal count_5_D1 : STD_LOGIC; + signal count_5_D2 : STD_LOGIC; + signal CLK_SCALE_2_EXP : STD_LOGIC; + signal count_5_D2_PT_0 : STD_LOGIC; + signal count_5_D2_PT_1 : STD_LOGIC; + signal count_5_D2_PT_2 : STD_LOGIC; + signal writeBufId_0_Q : STD_LOGIC; + signal writeBufId_0_RSTF : STD_LOGIC; + signal writeBufId_0_tsimcreated_prld_Q : STD_LOGIC; + signal writeBufId_0_D : STD_LOGIC; + signal writeBufId_0_CLKF : STD_LOGIC; + signal writeBufId_0_CE : STD_LOGIC; + signal writeBufId_0_D1 : STD_LOGIC; + signal writeBufId_0_D2 : STD_LOGIC; + signal writeBufId_0_D2_PT_0 : STD_LOGIC; + signal writeBufId_0_D2_PT_1 : STD_LOGIC; + signal CLK_SCALE_0_Q : STD_LOGIC; + signal CLK_SCALE_0_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal CLK_SCALE_0_D : STD_LOGIC; + signal CLK_SCALE_0_D1 : STD_LOGIC; + signal CLK_SCALE_0_D2 : STD_LOGIC; + signal CLK_SCALE_0_D2_PT_0 : STD_LOGIC; + signal CLK_SCALE_0_D2_PT_1 : STD_LOGIC; + signal CLK_SCALE_0_D2_PT_2 : STD_LOGIC; + signal CLK_SCALE_0_D2_PT_3 : STD_LOGIC; + signal CLK_SCALE_0_EXP_PT_0 : STD_LOGIC; + signal CLK_SCALE_0_EXP_PT_1 : STD_LOGIC; + signal REG_0_0_Q : STD_LOGIC; + signal REG_0_0 : STD_LOGIC; + signal REG_0_0_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_0_EXP : STD_LOGIC; + signal REG_0_0_D : STD_LOGIC; + signal REG_0_0_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_0_RSTF : STD_LOGIC; + signal REG_0_0_SETF : STD_LOGIC; + signal REG_0_0_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_0_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_0_CLKF : STD_LOGIC; + signal REG_0_0_D1 : STD_LOGIC; + signal REG_0_0_D2 : STD_LOGIC; + signal EXP22_EXP : STD_LOGIC; + signal REG_0_4 : STD_LOGIC; + signal REG_0_0_EXP_PT_0 : STD_LOGIC; + signal REG_0_0_EXP_PT_1 : STD_LOGIC; + signal REG_0_1_Q : STD_LOGIC; + signal REG_0_1 : STD_LOGIC; + signal REG_0_1_D : STD_LOGIC; + signal REG_0_1_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_1_RSTF : STD_LOGIC; + signal REG_0_1_SETF : STD_LOGIC; + signal REG_0_1_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_1_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_1_CLKF : STD_LOGIC; + signal REG_0_1_D1 : STD_LOGIC; + signal REG_0_1_D2 : STD_LOGIC; + signal EXP18_EXP : STD_LOGIC; + signal REG_0_1_D2_PT_0 : STD_LOGIC; + signal REG_0_1_D2_PT_1 : STD_LOGIC; + signal REG_0_1_D2_PT_2 : STD_LOGIC; + signal REG_0_10_Q : STD_LOGIC; + signal REG_0_10 : STD_LOGIC; + signal REG_0_10_D : STD_LOGIC; + signal REG_0_10_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_10_RSTF : STD_LOGIC; + signal REG_0_10_SETF : STD_LOGIC; + signal REG_0_10_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_10_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_10_CLKF : STD_LOGIC; + signal REG_0_10_D1 : STD_LOGIC; + signal REG_0_10_D2 : STD_LOGIC; + signal EXP65_EXP : STD_LOGIC; + signal REG_0_10_D2_PT_0 : STD_LOGIC; + signal REG_0_9 : STD_LOGIC; + signal REG_0_10_D2_PT_1 : STD_LOGIC; + signal REG_0_10_D2_PT_2 : STD_LOGIC; + signal REG_0_11_Q : STD_LOGIC; + signal REG_0_11 : STD_LOGIC; + signal REG_0_11_D : STD_LOGIC; + signal REG_0_11_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_11_RSTF : STD_LOGIC; + signal REG_0_11_SETF : STD_LOGIC; + signal REG_0_11_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_11_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_11_CLKF : STD_LOGIC; + signal REG_0_11_D1 : STD_LOGIC; + signal REG_0_11_D2 : STD_LOGIC; + signal SHIFT_EN_EXP : STD_LOGIC; + signal REG_0_11_D2_PT_0 : STD_LOGIC; + signal REG_0_11_D2_PT_1 : STD_LOGIC; + signal REG_0_11_D2_PT_2 : STD_LOGIC; + signal REG_0_12_Q : STD_LOGIC; + signal REG_0_12 : STD_LOGIC; + signal REG_0_12_D : STD_LOGIC; + signal REG_0_12_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_12_RSTF : STD_LOGIC; + signal REG_0_12_SETF : STD_LOGIC; + signal REG_0_12_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_12_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_12_CLKF : STD_LOGIC; + signal REG_0_12_D1 : STD_LOGIC; + signal REG_0_12_D2 : STD_LOGIC; + signal REG_0_13_EXP : STD_LOGIC; + signal REG_0_12_D2_PT_0 : STD_LOGIC; + signal REG_0_12_D2_PT_1 : STD_LOGIC; + signal REG_0_12_D2_PT_2 : STD_LOGIC; + signal REG_0_13_Q : STD_LOGIC; + signal REG_0_13 : STD_LOGIC; + signal REG_0_13_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_13_D : STD_LOGIC; + signal REG_0_13_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_13_RSTF : STD_LOGIC; + signal REG_0_13_SETF : STD_LOGIC; + signal REG_0_13_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_13_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_13_CLKF : STD_LOGIC; + signal REG_0_13_D1 : STD_LOGIC; + signal REG_0_13_D2 : STD_LOGIC; + signal CCLK_OBUF_EXP : STD_LOGIC; + signal REG_0_13_EXP_PT_0 : STD_LOGIC; + signal REG_0_13_EXP_PT_1 : STD_LOGIC; + signal REG_0_14_Q : STD_LOGIC; + signal REG_0_14 : STD_LOGIC; + signal REG_0_14_D : STD_LOGIC; + signal REG_0_14_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_14_RSTF : STD_LOGIC; + signal REG_0_14_SETF : STD_LOGIC; + signal REG_0_14_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_14_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_14_CLKF : STD_LOGIC; + signal REG_0_14_D1 : STD_LOGIC; + signal REG_0_14_D2 : STD_LOGIC; + signal EXP66_EXP : STD_LOGIC; + signal REG_0_14_D2_PT_0 : STD_LOGIC; + signal REG_0_14_D2_PT_1 : STD_LOGIC; + signal REG_0_14_D2_PT_2 : STD_LOGIC; + signal REG_0_15_Q : STD_LOGIC; + signal REG_0_15 : STD_LOGIC; + signal REG_0_15_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_15_EXP : STD_LOGIC; + signal REG_0_15_D : STD_LOGIC; + signal REG_0_15_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_15_RSTF : STD_LOGIC; + signal REG_0_15_SETF : STD_LOGIC; + signal REG_0_15_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_15_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_15_CLKF : STD_LOGIC; + signal REG_0_15_D1 : STD_LOGIC; + signal REG_0_15_D2 : STD_LOGIC; + signal EXP30_EXP : STD_LOGIC; + signal REG_0_15_D2_PT_0 : STD_LOGIC; + signal REG_0_15_D2_PT_1 : STD_LOGIC; + signal REG_0_16 : STD_LOGIC; + signal REG_0_16_Q : STD_LOGIC; + signal REG_0_16_D : STD_LOGIC; + signal REG_0_16_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_16_RSTF : STD_LOGIC; + signal REG_0_16_SETF : STD_LOGIC; + signal REG_0_16_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_16_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_16_CLKF : STD_LOGIC; + signal REG_0_16_D1 : STD_LOGIC; + signal REG_0_16_D2 : STD_LOGIC; + signal REG_0_16_D2_PT_0 : STD_LOGIC; + signal REG_0_17_EXP : STD_LOGIC; + signal REG_0_16_D2_PT_1 : STD_LOGIC; + signal REG_0_16_D2_PT_2 : STD_LOGIC; + signal REG_0_16_D2_PT_3 : STD_LOGIC; + signal REG_0_17_Q : STD_LOGIC; + signal REG_0_17 : STD_LOGIC; + signal REG_0_17_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_17_D : STD_LOGIC; + signal REG_0_17_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_17_RSTF : STD_LOGIC; + signal REG_0_17_SETF : STD_LOGIC; + signal REG_0_17_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_17_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_17_CLKF : STD_LOGIC; + signal REG_0_17_D1 : STD_LOGIC; + signal REG_0_17_D2 : STD_LOGIC; + signal EXP29_EXP : STD_LOGIC; + signal REG_0_17_D2_PT_0 : STD_LOGIC; + signal REG_0_17_D2_PT_1 : STD_LOGIC; + signal REG_0_18_Q : STD_LOGIC; + signal REG_0_18 : STD_LOGIC; + signal REG_0_18_D : STD_LOGIC; + signal REG_0_18_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_18_RSTF : STD_LOGIC; + signal REG_0_18_SETF : STD_LOGIC; + signal REG_0_18_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_18_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_18_CLKF : STD_LOGIC; + signal REG_0_18_D1 : STD_LOGIC; + signal REG_0_18_D2 : STD_LOGIC; + signal EXP32_EXP : STD_LOGIC; + signal REG_0_18_D2_PT_0 : STD_LOGIC; + signal REG_0_18_D2_PT_1 : STD_LOGIC; + signal REG_0_18_D2_PT_2 : STD_LOGIC; + signal REG_0_19_Q : STD_LOGIC; + signal REG_0_19 : STD_LOGIC; + signal REG_0_19_D : STD_LOGIC; + signal REG_0_19_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_19_RSTF : STD_LOGIC; + signal REG_0_19_SETF : STD_LOGIC; + signal REG_0_19_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_19_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_19_CLKF : STD_LOGIC; + signal REG_0_19_D1 : STD_LOGIC; + signal REG_0_19_D2 : STD_LOGIC; + signal state_0_EXP : STD_LOGIC; + signal REG_0_19_D2_PT_0 : STD_LOGIC; + signal REG_0_19_D2_PT_1 : STD_LOGIC; + signal REG_0_19_D2_PT_2 : STD_LOGIC; + signal REG_0_2_Q : STD_LOGIC; + signal REG_0_2 : STD_LOGIC; + signal REG_0_2_D : STD_LOGIC; + signal REG_0_2_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_2_RSTF : STD_LOGIC; + signal REG_0_2_SETF : STD_LOGIC; + signal REG_0_2_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_2_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_2_CLKF : STD_LOGIC; + signal REG_0_2_D1 : STD_LOGIC; + signal REG_0_2_D2 : STD_LOGIC; + signal REG_0_3_EXP : STD_LOGIC; + signal REG_0_2_D2_PT_0 : STD_LOGIC; + signal REG_0_2_D2_PT_1 : STD_LOGIC; + signal REG_0_2_D2_PT_2 : STD_LOGIC; + signal REG_0_20_Q : STD_LOGIC; + signal REG_0_20 : STD_LOGIC; + signal REG_0_20_D : STD_LOGIC; + signal REG_0_20_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_20_RSTF : STD_LOGIC; + signal REG_0_20_SETF : STD_LOGIC; + signal REG_0_20_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_20_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_20_CLKF : STD_LOGIC; + signal REG_0_20_D1 : STD_LOGIC; + signal REG_0_20_D2 : STD_LOGIC; + signal EXP31_EXP : STD_LOGIC; + signal REG_0_20_D2_PT_0 : STD_LOGIC; + signal REG_0_20_D2_PT_1 : STD_LOGIC; + signal REG_0_20_D2_PT_2 : STD_LOGIC; + signal REG_0_21_Q : STD_LOGIC; + signal REG_0_21 : STD_LOGIC; + signal REG_0_21_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_21_EXP : STD_LOGIC; + signal REG_0_21_D : STD_LOGIC; + signal REG_0_21_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_21_RSTF : STD_LOGIC; + signal REG_0_21_SETF : STD_LOGIC; + signal REG_0_21_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_21_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_21_CLKF : STD_LOGIC; + signal REG_0_21_D1 : STD_LOGIC; + signal REG_0_21_D2 : STD_LOGIC; + signal EXP34_EXP : STD_LOGIC; + signal REG_0_21_D2_PT_0 : STD_LOGIC; + signal REG_0_21_D2_PT_1 : STD_LOGIC; + signal REG_0_22 : STD_LOGIC; + signal REG_0_22_Q : STD_LOGIC; + signal REG_0_22_D : STD_LOGIC; + signal REG_0_22_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_22_RSTF : STD_LOGIC; + signal REG_0_22_SETF : STD_LOGIC; + signal REG_0_22_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_22_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_22_CLKF : STD_LOGIC; + signal REG_0_22_D1 : STD_LOGIC; + signal REG_0_22_D2 : STD_LOGIC; + signal REG_0_22_D2_PT_0 : STD_LOGIC; + signal REG_0_23_EXP : STD_LOGIC; + signal REG_0_22_D2_PT_1 : STD_LOGIC; + signal REG_0_22_D2_PT_2 : STD_LOGIC; + signal REG_0_22_D2_PT_3 : STD_LOGIC; + signal REG_0_23_Q : STD_LOGIC; + signal REG_0_23 : STD_LOGIC; + signal REG_0_23_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_23_D : STD_LOGIC; + signal REG_0_23_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_23_RSTF : STD_LOGIC; + signal REG_0_23_SETF : STD_LOGIC; + signal REG_0_23_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_23_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_23_CLKF : STD_LOGIC; + signal REG_0_23_D1 : STD_LOGIC; + signal REG_0_23_D2 : STD_LOGIC; + signal EXP33_EXP : STD_LOGIC; + signal REG_0_23_D2_PT_0 : STD_LOGIC; + signal REG_0_23_D2_PT_1 : STD_LOGIC; + signal REG_0_24_Q : STD_LOGIC; + signal REG_0_24 : STD_LOGIC; + signal REG_0_24_D : STD_LOGIC; + signal REG_0_24_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_24_RSTF : STD_LOGIC; + signal REG_0_24_SETF : STD_LOGIC; + signal REG_0_24_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_24_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_24_CLKF : STD_LOGIC; + signal REG_0_24_D1 : STD_LOGIC; + signal REG_0_24_D2 : STD_LOGIC; + signal EXP36_EXP : STD_LOGIC; + signal REG_0_24_D2_PT_0 : STD_LOGIC; + signal REG_0_24_D2_PT_1 : STD_LOGIC; + signal REG_0_24_D2_PT_2 : STD_LOGIC; + signal REG_0_25_Q : STD_LOGIC; + signal REG_0_25 : STD_LOGIC; + signal REG_0_25_D : STD_LOGIC; + signal REG_0_25_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_25_RSTF : STD_LOGIC; + signal REG_0_25_SETF : STD_LOGIC; + signal REG_0_25_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_25_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_25_CLKF : STD_LOGIC; + signal REG_0_25_D1 : STD_LOGIC; + signal REG_0_25_D2 : STD_LOGIC; + signal state_1_EXP : STD_LOGIC; + signal REG_0_25_D2_PT_0 : STD_LOGIC; + signal REG_0_25_D2_PT_1 : STD_LOGIC; + signal REG_0_25_D2_PT_2 : STD_LOGIC; + signal REG_0_26_Q : STD_LOGIC; + signal REG_0_26 : STD_LOGIC; + signal REG_0_26_D : STD_LOGIC; + signal REG_0_26_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_26_RSTF : STD_LOGIC; + signal REG_0_26_SETF : STD_LOGIC; + signal REG_0_26_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_26_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_26_CLKF : STD_LOGIC; + signal REG_0_26_D1 : STD_LOGIC; + signal REG_0_26_D2 : STD_LOGIC; + signal EXP35_EXP : STD_LOGIC; + signal REG_0_26_D2_PT_0 : STD_LOGIC; + signal REG_0_26_D2_PT_1 : STD_LOGIC; + signal REG_0_26_D2_PT_2 : STD_LOGIC; + signal REG_0_27_Q : STD_LOGIC; + signal REG_0_27 : STD_LOGIC; + signal REG_0_27_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_27_EXP : STD_LOGIC; + signal REG_0_27_D : STD_LOGIC; + signal REG_0_27_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_27_RSTF : STD_LOGIC; + signal REG_0_27_SETF : STD_LOGIC; + signal REG_0_27_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_27_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_27_CLKF : STD_LOGIC; + signal REG_0_27_D1 : STD_LOGIC; + signal REG_0_27_D2 : STD_LOGIC; + signal EXP39_EXP : STD_LOGIC; + signal REG_0_27_D2_PT_0 : STD_LOGIC; + signal REG_0_27_D2_PT_1 : STD_LOGIC; + signal REG_1_23 : STD_LOGIC; + signal REG_0_28_Q : STD_LOGIC; + signal REG_0_28 : STD_LOGIC; + signal REG_0_28_D : STD_LOGIC; + signal REG_0_28_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_28_RSTF : STD_LOGIC; + signal REG_0_28_SETF : STD_LOGIC; + signal REG_0_28_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_28_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_28_CLKF : STD_LOGIC; + signal REG_0_28_D1 : STD_LOGIC; + signal REG_0_28_D2 : STD_LOGIC; + signal EXP26_EXP : STD_LOGIC; + signal REG_0_28_D2_PT_0 : STD_LOGIC; + signal REG_0_28_D2_PT_1 : STD_LOGIC; + signal REG_0_28_D2_PT_2 : STD_LOGIC; + signal REG_0_29_Q : STD_LOGIC; + signal REG_0_29 : STD_LOGIC; + signal REG_0_29_D : STD_LOGIC; + signal REG_0_29_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_29_RSTF : STD_LOGIC; + signal REG_0_29_SETF : STD_LOGIC; + signal REG_0_29_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_29_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_29_CLKF : STD_LOGIC; + signal REG_0_29_D1 : STD_LOGIC; + signal REG_0_29_D2 : STD_LOGIC; + signal REG_0_30_EXP : STD_LOGIC; + signal REG_0_29_D2_PT_0 : STD_LOGIC; + signal REG_0_29_D2_PT_1 : STD_LOGIC; + signal REG_0_29_D2_PT_2 : STD_LOGIC; + signal REG_0_3_Q : STD_LOGIC; + signal REG_0_3 : STD_LOGIC; + signal REG_0_3_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_3_D : STD_LOGIC; + signal REG_0_3_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_3_RSTF : STD_LOGIC; + signal REG_0_3_SETF : STD_LOGIC; + signal REG_0_3_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_3_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_3_CLKF : STD_LOGIC; + signal REG_0_3_D1 : STD_LOGIC; + signal REG_0_3_D2 : STD_LOGIC; + signal EXP23_EXP : STD_LOGIC; + signal REG_0_3_EXP_PT_0 : STD_LOGIC; + signal REG_0_3_EXP_PT_1 : STD_LOGIC; + signal REG_0_30_Q : STD_LOGIC; + signal REG_0_30 : STD_LOGIC; + signal REG_0_30_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_30_D : STD_LOGIC; + signal REG_0_30_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_30_RSTF : STD_LOGIC; + signal REG_0_30_SETF : STD_LOGIC; + signal REG_0_30_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_30_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_30_CLKF : STD_LOGIC; + signal REG_0_30_D1 : STD_LOGIC; + signal REG_0_30_D2 : STD_LOGIC; + signal EXP25_EXP : STD_LOGIC; + signal REG_0_30_EXP_PT_0 : STD_LOGIC; + signal REG_0_30_EXP_PT_1 : STD_LOGIC; + signal REG_0_31_Q : STD_LOGIC; + signal REG_0_31 : STD_LOGIC; + signal REG_0_31_D : STD_LOGIC; + signal REG_0_31_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_31_RSTF : STD_LOGIC; + signal REG_0_31_SETF : STD_LOGIC; + signal REG_0_31_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_31_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_31_CLKF : STD_LOGIC; + signal REG_0_31_D1 : STD_LOGIC; + signal REG_0_31_D2 : STD_LOGIC; + signal EXP24_EXP : STD_LOGIC; + signal REG_0_31_D2_PT_0 : STD_LOGIC; + signal REG_0_31_D2_PT_1 : STD_LOGIC; + signal REG_0_31_D2_PT_2 : STD_LOGIC; + signal REG_0_4_Q : STD_LOGIC; + signal REG_0_4_D : STD_LOGIC; + signal REG_0_4_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_4_RSTF : STD_LOGIC; + signal REG_0_4_SETF : STD_LOGIC; + signal REG_0_4_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_4_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_4_CLKF : STD_LOGIC; + signal REG_0_4_D1 : STD_LOGIC; + signal REG_0_4_D2 : STD_LOGIC; + signal REG_0_4_D2_PT_0 : STD_LOGIC; + signal REG_0_4_D2_PT_1 : STD_LOGIC; + signal REG_0_4_D2_PT_2 : STD_LOGIC; + signal REG_0_5_Q : STD_LOGIC; + signal REG_0_5 : STD_LOGIC; + signal REG_0_5_D : STD_LOGIC; + signal REG_0_5_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_5_RSTF : STD_LOGIC; + signal REG_0_5_SETF : STD_LOGIC; + signal REG_0_5_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_5_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_5_CLKF : STD_LOGIC; + signal REG_0_5_D1 : STD_LOGIC; + signal REG_0_5_D2 : STD_LOGIC; + signal EXP19_EXP : STD_LOGIC; + signal REG_0_5_D2_PT_0 : STD_LOGIC; + signal REG_0_5_D2_PT_1 : STD_LOGIC; + signal REG_0_5_D2_PT_2 : STD_LOGIC; + signal REG_0_6_Q : STD_LOGIC; + signal REG_0_6 : STD_LOGIC; + signal REG_0_6_D : STD_LOGIC; + signal REG_0_6_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_6_RSTF : STD_LOGIC; + signal REG_0_6_SETF : STD_LOGIC; + signal REG_0_6_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_6_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_6_CLKF : STD_LOGIC; + signal REG_0_6_D1 : STD_LOGIC; + signal REG_0_6_D2 : STD_LOGIC; + signal EXP20_EXP : STD_LOGIC; + signal REG_0_6_D2_PT_0 : STD_LOGIC; + signal EXP21_EXP : STD_LOGIC; + signal REG_0_6_D2_PT_1 : STD_LOGIC; + signal REG_0_6_D2_PT_2 : STD_LOGIC; + signal REG_0_6_D2_PT_3 : STD_LOGIC; + signal REG_0_7_Q : STD_LOGIC; + signal REG_0_7 : STD_LOGIC; + signal REG_0_7_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_7_EXP : STD_LOGIC; + signal REG_0_7_D : STD_LOGIC; + signal REG_0_7_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_7_RSTF : STD_LOGIC; + signal REG_0_7_SETF : STD_LOGIC; + signal REG_0_7_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_7_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_7_CLKF : STD_LOGIC; + signal REG_0_7_D1 : STD_LOGIC; + signal REG_0_7_D2 : STD_LOGIC; + signal EXP46_EXP : STD_LOGIC; + signal REG_0_7_D2_PT_0 : STD_LOGIC; + signal REG_0_7_D2_PT_1 : STD_LOGIC; + signal REG_0_8 : STD_LOGIC; + signal REG_0_8_Q : STD_LOGIC; + signal REG_0_8_D : STD_LOGIC; + signal REG_0_8_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_8_RSTF : STD_LOGIC; + signal REG_0_8_SETF : STD_LOGIC; + signal REG_0_8_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_8_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_8_CLKF : STD_LOGIC; + signal REG_0_8_D1 : STD_LOGIC; + signal REG_0_8_D2 : STD_LOGIC; + signal REG_0_8_D2_PT_0 : STD_LOGIC; + signal REG_0_9_EXP : STD_LOGIC; + signal REG_0_8_D2_PT_1 : STD_LOGIC; + signal REG_0_8_D2_PT_2 : STD_LOGIC; + signal REG_0_8_D2_PT_3 : STD_LOGIC; + signal REG_0_9_Q : STD_LOGIC; + signal REG_0_9_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_0_9_D : STD_LOGIC; + signal REG_0_9_tsimcreated_xor_Q : STD_LOGIC; + signal REG_0_9_RSTF : STD_LOGIC; + signal REG_0_9_SETF : STD_LOGIC; + signal REG_0_9_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_0_9_tsimcreated_prld_Q : STD_LOGIC; + signal REG_0_9_CLKF : STD_LOGIC; + signal REG_0_9_D1 : STD_LOGIC; + signal REG_0_9_D2 : STD_LOGIC; + signal EXP45_EXP : STD_LOGIC; + signal REG_0_9_D2_PT_0 : STD_LOGIC; + signal REG_0_9_D2_PT_1 : STD_LOGIC; + signal REG_1_0_Q : STD_LOGIC; + signal REG_1_0 : STD_LOGIC; + signal REG_1_0_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_1_0_EXP : STD_LOGIC; + signal REG_1_0_D : STD_LOGIC; + signal REG_1_0_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_0_RSTF : STD_LOGIC; + signal REG_1_0_SETF : STD_LOGIC; + signal REG_1_0_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_0_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_0_CLKF : STD_LOGIC; + signal REG_1_0_D1 : STD_LOGIC; + signal REG_1_0_D2 : STD_LOGIC; + signal EXP52_EXP : STD_LOGIC; + signal REG_1_4 : STD_LOGIC; + signal REG_1_0_EXP_PT_0 : STD_LOGIC; + signal REG_1_0_EXP_PT_1 : STD_LOGIC; + signal REG_1_1_Q : STD_LOGIC; + signal REG_1_1 : STD_LOGIC; + signal REG_1_1_D : STD_LOGIC; + signal REG_1_1_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_1_RSTF : STD_LOGIC; + signal REG_1_1_SETF : STD_LOGIC; + signal REG_1_1_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_1_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_1_CLKF : STD_LOGIC; + signal REG_1_1_D1 : STD_LOGIC; + signal REG_1_1_D2 : STD_LOGIC; + signal EXP48_EXP : STD_LOGIC; + signal REG_1_1_D2_PT_0 : STD_LOGIC; + signal REG_1_1_D2_PT_1 : STD_LOGIC; + signal REG_1_1_D2_PT_2 : STD_LOGIC; + signal REG_1_10_Q : STD_LOGIC; + signal REG_1_10 : STD_LOGIC; + signal REG_1_10_D : STD_LOGIC; + signal REG_1_10_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_10_RSTF : STD_LOGIC; + signal REG_1_10_SETF : STD_LOGIC; + signal REG_1_10_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_10_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_10_CLKF : STD_LOGIC; + signal REG_1_10_D1 : STD_LOGIC; + signal REG_1_10_D2 : STD_LOGIC; + signal EXP43_EXP : STD_LOGIC; + signal REG_1_10_D2_PT_0 : STD_LOGIC; + signal REG_1_9 : STD_LOGIC; + signal REG_1_10_D2_PT_1 : STD_LOGIC; + signal REG_1_10_D2_PT_2 : STD_LOGIC; + signal REG_1_11_Q : STD_LOGIC; + signal REG_1_11 : STD_LOGIC; + signal REG_1_11_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_1_11_EXP : STD_LOGIC; + signal REG_1_11_D : STD_LOGIC; + signal REG_1_11_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_11_RSTF : STD_LOGIC; + signal REG_1_11_SETF : STD_LOGIC; + signal REG_1_11_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_11_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_11_CLKF : STD_LOGIC; + signal REG_1_11_D1 : STD_LOGIC; + signal REG_1_11_D2 : STD_LOGIC; + signal EXP56_EXP : STD_LOGIC; + signal REG_1_11_D2_PT_0 : STD_LOGIC; + signal REG_1_11_D2_PT_1 : STD_LOGIC; + signal REG_1_12 : STD_LOGIC; + signal REG_1_12_Q : STD_LOGIC; + signal REG_1_12_D : STD_LOGIC; + signal REG_1_12_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_12_RSTF : STD_LOGIC; + signal REG_1_12_SETF : STD_LOGIC; + signal REG_1_12_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_12_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_12_CLKF : STD_LOGIC; + signal REG_1_12_D1 : STD_LOGIC; + signal REG_1_12_D2 : STD_LOGIC; + signal REG_1_12_D2_PT_0 : STD_LOGIC; + signal REG_1_13_EXP : STD_LOGIC; + signal REG_1_12_D2_PT_1 : STD_LOGIC; + signal REG_1_12_D2_PT_2 : STD_LOGIC; + signal REG_1_12_D2_PT_3 : STD_LOGIC; + signal REG_1_13_Q : STD_LOGIC; + signal REG_1_13 : STD_LOGIC; + signal REG_1_13_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_1_13_D : STD_LOGIC; + signal REG_1_13_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_13_RSTF : STD_LOGIC; + signal REG_1_13_SETF : STD_LOGIC; + signal REG_1_13_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_13_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_13_CLKF : STD_LOGIC; + signal REG_1_13_D1 : STD_LOGIC; + signal REG_1_13_D2 : STD_LOGIC; + signal EXP55_EXP : STD_LOGIC; + signal REG_1_13_D2_PT_0 : STD_LOGIC; + signal REG_1_13_D2_PT_1 : STD_LOGIC; + signal REG_1_14_Q : STD_LOGIC; + signal REG_1_14 : STD_LOGIC; + signal REG_1_14_D : STD_LOGIC; + signal REG_1_14_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_14_RSTF : STD_LOGIC; + signal REG_1_14_SETF : STD_LOGIC; + signal REG_1_14_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_14_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_14_CLKF : STD_LOGIC; + signal REG_1_14_D1 : STD_LOGIC; + signal REG_1_14_D2 : STD_LOGIC; + signal EXP58_EXP : STD_LOGIC; + signal REG_1_14_D2_PT_0 : STD_LOGIC; + signal REG_1_14_D2_PT_1 : STD_LOGIC; + signal REG_1_14_D2_PT_2 : STD_LOGIC; + signal REG_1_15_Q : STD_LOGIC; + signal REG_1_15 : STD_LOGIC; + signal REG_1_15_D : STD_LOGIC; + signal REG_1_15_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_15_RSTF : STD_LOGIC; + signal REG_1_15_SETF : STD_LOGIC; + signal REG_1_15_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_15_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_15_CLKF : STD_LOGIC; + signal REG_1_15_D1 : STD_LOGIC; + signal REG_1_15_D2 : STD_LOGIC; + signal EXP57_EXP : STD_LOGIC; + signal REG_1_15_D2_PT_0 : STD_LOGIC; + signal REG_1_15_D2_PT_1 : STD_LOGIC; + signal REG_1_15_D2_PT_2 : STD_LOGIC; + signal REG_1_16_Q : STD_LOGIC; + signal REG_1_16 : STD_LOGIC; + signal REG_1_16_D : STD_LOGIC; + signal REG_1_16_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_16_RSTF : STD_LOGIC; + signal REG_1_16_SETF : STD_LOGIC; + signal REG_1_16_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_16_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_16_CLKF : STD_LOGIC; + signal REG_1_16_D1 : STD_LOGIC; + signal REG_1_16_D2 : STD_LOGIC; + signal EXP54_EXP : STD_LOGIC; + signal REG_1_16_D2_PT_0 : STD_LOGIC; + signal REG_1_16_D2_PT_1 : STD_LOGIC; + signal REG_1_16_D2_PT_2 : STD_LOGIC; + signal REG_1_17_Q : STD_LOGIC; + signal REG_1_17 : STD_LOGIC; + signal REG_1_17_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_1_17_EXP : STD_LOGIC; + signal REG_1_17_D : STD_LOGIC; + signal REG_1_17_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_17_RSTF : STD_LOGIC; + signal REG_1_17_SETF : STD_LOGIC; + signal REG_1_17_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_17_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_17_CLKF : STD_LOGIC; + signal REG_1_17_D1 : STD_LOGIC; + signal REG_1_17_D2 : STD_LOGIC; + signal EXP61_EXP : STD_LOGIC; + signal REG_1_17_D2_PT_0 : STD_LOGIC; + signal REG_1_17_D2_PT_1 : STD_LOGIC; + signal REG_1_18 : STD_LOGIC; + signal REG_1_18_Q : STD_LOGIC; + signal REG_1_18_D : STD_LOGIC; + signal REG_1_18_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_18_RSTF : STD_LOGIC; + signal REG_1_18_SETF : STD_LOGIC; + signal REG_1_18_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_18_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_18_CLKF : STD_LOGIC; + signal REG_1_18_D1 : STD_LOGIC; + signal REG_1_18_D2 : STD_LOGIC; + signal REG_1_18_D2_PT_0 : STD_LOGIC; + signal REG_1_19_EXP : STD_LOGIC; + signal REG_1_18_D2_PT_1 : STD_LOGIC; + signal REG_1_18_D2_PT_2 : STD_LOGIC; + signal REG_1_18_D2_PT_3 : STD_LOGIC; + signal REG_1_19_Q : STD_LOGIC; + signal REG_1_19 : STD_LOGIC; + signal REG_1_19_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_1_19_D : STD_LOGIC; + signal REG_1_19_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_19_RSTF : STD_LOGIC; + signal REG_1_19_SETF : STD_LOGIC; + signal REG_1_19_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_19_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_19_CLKF : STD_LOGIC; + signal REG_1_19_D1 : STD_LOGIC; + signal REG_1_19_D2 : STD_LOGIC; + signal EXP60_EXP : STD_LOGIC; + signal REG_1_19_D2_PT_0 : STD_LOGIC; + signal REG_1_19_D2_PT_1 : STD_LOGIC; + signal REG_1_2_Q : STD_LOGIC; + signal REG_1_2 : STD_LOGIC; + signal REG_1_2_D : STD_LOGIC; + signal REG_1_2_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_2_RSTF : STD_LOGIC; + signal REG_1_2_SETF : STD_LOGIC; + signal REG_1_2_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_2_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_2_CLKF : STD_LOGIC; + signal REG_1_2_D1 : STD_LOGIC; + signal REG_1_2_D2 : STD_LOGIC; + signal REG_1_3_EXP : STD_LOGIC; + signal REG_1_2_D2_PT_0 : STD_LOGIC; + signal REG_1_2_D2_PT_1 : STD_LOGIC; + signal REG_1_2_D2_PT_2 : STD_LOGIC; + signal REG_1_20_Q : STD_LOGIC; + signal REG_1_20 : STD_LOGIC; + signal REG_1_20_D : STD_LOGIC; + signal REG_1_20_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_20_RSTF : STD_LOGIC; + signal REG_1_20_SETF : STD_LOGIC; + signal REG_1_20_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_20_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_20_CLKF : STD_LOGIC; + signal REG_1_20_D1 : STD_LOGIC; + signal REG_1_20_D2 : STD_LOGIC; + signal EXP63_EXP : STD_LOGIC; + signal REG_1_20_D2_PT_0 : STD_LOGIC; + signal REG_1_20_D2_PT_1 : STD_LOGIC; + signal REG_1_20_D2_PT_2 : STD_LOGIC; + signal REG_1_21_Q : STD_LOGIC; + signal REG_1_21 : STD_LOGIC; + signal REG_1_21_D : STD_LOGIC; + signal REG_1_21_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_21_RSTF : STD_LOGIC; + signal REG_1_21_SETF : STD_LOGIC; + signal REG_1_21_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_21_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_21_CLKF : STD_LOGIC; + signal REG_1_21_D1 : STD_LOGIC; + signal REG_1_21_D2 : STD_LOGIC; + signal EXP62_EXP : STD_LOGIC; + signal REG_1_21_D2_PT_0 : STD_LOGIC; + signal REG_1_21_D2_PT_1 : STD_LOGIC; + signal REG_1_21_D2_PT_2 : STD_LOGIC; + signal REG_1_22_Q : STD_LOGIC; + signal REG_1_22 : STD_LOGIC; + signal REG_1_22_D : STD_LOGIC; + signal REG_1_22_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_22_RSTF : STD_LOGIC; + signal REG_1_22_SETF : STD_LOGIC; + signal REG_1_22_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_22_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_22_CLKF : STD_LOGIC; + signal REG_1_22_D1 : STD_LOGIC; + signal REG_1_22_D2 : STD_LOGIC; + signal EXP59_EXP : STD_LOGIC; + signal REG_1_22_D2_PT_0 : STD_LOGIC; + signal REG_1_22_D2_PT_1 : STD_LOGIC; + signal REG_1_22_D2_PT_2 : STD_LOGIC; + signal REG_1_23_Q : STD_LOGIC; + signal REG_1_23_D : STD_LOGIC; + signal REG_1_23_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_23_RSTF : STD_LOGIC; + signal REG_1_23_SETF : STD_LOGIC; + signal REG_1_23_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_23_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_23_CLKF : STD_LOGIC; + signal REG_1_23_D1 : STD_LOGIC; + signal REG_1_23_D2 : STD_LOGIC; + signal REG_1_23_D2_PT_0 : STD_LOGIC; + signal REG_1_24_EXP : STD_LOGIC; + signal REG_1_23_D2_PT_1 : STD_LOGIC; + signal REG_1_23_D2_PT_2 : STD_LOGIC; + signal REG_1_23_D2_PT_3 : STD_LOGIC; + signal REG_1_24_Q : STD_LOGIC; + signal REG_1_24 : STD_LOGIC; + signal REG_1_24_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_1_24_D : STD_LOGIC; + signal REG_1_24_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_24_RSTF : STD_LOGIC; + signal REG_1_24_SETF : STD_LOGIC; + signal REG_1_24_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_24_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_24_CLKF : STD_LOGIC; + signal REG_1_24_D1 : STD_LOGIC; + signal REG_1_24_D2 : STD_LOGIC; + signal EXP38_EXP : STD_LOGIC; + signal REG_1_24_D2_PT_0 : STD_LOGIC; + signal REG_1_24_D2_PT_1 : STD_LOGIC; + signal REG_1_25_Q : STD_LOGIC; + signal REG_1_25 : STD_LOGIC; + signal REG_1_25_D : STD_LOGIC; + signal REG_1_25_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_25_RSTF : STD_LOGIC; + signal REG_1_25_SETF : STD_LOGIC; + signal REG_1_25_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_25_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_25_CLKF : STD_LOGIC; + signal REG_1_25_D1 : STD_LOGIC; + signal REG_1_25_D2 : STD_LOGIC; + signal EXP41_EXP : STD_LOGIC; + signal REG_1_25_D2_PT_0 : STD_LOGIC; + signal REG_1_25_D2_PT_1 : STD_LOGIC; + signal REG_1_25_D2_PT_2 : STD_LOGIC; + signal REG_1_26_Q : STD_LOGIC; + signal REG_1_26 : STD_LOGIC; + signal REG_1_26_D : STD_LOGIC; + signal REG_1_26_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_26_RSTF : STD_LOGIC; + signal REG_1_26_SETF : STD_LOGIC; + signal REG_1_26_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_26_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_26_CLKF : STD_LOGIC; + signal REG_1_26_D1 : STD_LOGIC; + signal REG_1_26_D2 : STD_LOGIC; + signal EXP40_EXP : STD_LOGIC; + signal REG_1_26_D2_PT_0 : STD_LOGIC; + signal REG_1_26_D2_PT_1 : STD_LOGIC; + signal REG_1_26_D2_PT_2 : STD_LOGIC; + signal REG_1_27_Q : STD_LOGIC; + signal REG_1_27 : STD_LOGIC; + signal REG_1_27_D : STD_LOGIC; + signal REG_1_27_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_27_RSTF : STD_LOGIC; + signal REG_1_27_SETF : STD_LOGIC; + signal REG_1_27_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_27_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_27_CLKF : STD_LOGIC; + signal REG_1_27_D1 : STD_LOGIC; + signal REG_1_27_D2 : STD_LOGIC; + signal EXP37_EXP : STD_LOGIC; + signal REG_1_27_D2_PT_0 : STD_LOGIC; + signal REG_1_27_D2_PT_1 : STD_LOGIC; + signal REG_1_27_D2_PT_2 : STD_LOGIC; + signal REG_1_28_Q : STD_LOGIC; + signal REG_1_28 : STD_LOGIC; + signal REG_1_28_D : STD_LOGIC; + signal REG_1_28_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_28_RSTF : STD_LOGIC; + signal REG_1_28_SETF : STD_LOGIC; + signal REG_1_28_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_28_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_28_CLKF : STD_LOGIC; + signal REG_1_28_D1 : STD_LOGIC; + signal REG_1_28_D2 : STD_LOGIC; + signal EXP68_EXP : STD_LOGIC; + signal REG_1_28_D2_PT_0 : STD_LOGIC; + signal REG_1_28_D2_PT_1 : STD_LOGIC; + signal REG_1_28_D2_PT_2 : STD_LOGIC; + signal REG_1_29_Q : STD_LOGIC; + signal REG_1_29 : STD_LOGIC; + signal REG_1_29_D : STD_LOGIC; + signal REG_1_29_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_29_RSTF : STD_LOGIC; + signal REG_1_29_SETF : STD_LOGIC; + signal REG_1_29_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_29_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_29_CLKF : STD_LOGIC; + signal REG_1_29_D1 : STD_LOGIC; + signal REG_1_29_D2 : STD_LOGIC; + signal EXP28_EXP : STD_LOGIC; + signal REG_1_29_D2_PT_0 : STD_LOGIC; + signal REG_1_29_D2_PT_1 : STD_LOGIC; + signal REG_1_29_D2_PT_2 : STD_LOGIC; + signal REG_1_3_Q : STD_LOGIC; + signal REG_1_3 : STD_LOGIC; + signal REG_1_3_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal REG_1_3_D : STD_LOGIC; + signal REG_1_3_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_3_RSTF : STD_LOGIC; + signal REG_1_3_SETF : STD_LOGIC; + signal REG_1_3_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_3_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_3_CLKF : STD_LOGIC; + signal REG_1_3_D1 : STD_LOGIC; + signal REG_1_3_D2 : STD_LOGIC; + signal EXP53_EXP : STD_LOGIC; + signal REG_1_3_EXP_PT_0 : STD_LOGIC; + signal REG_1_3_EXP_PT_1 : STD_LOGIC; + signal REG_1_30_Q : STD_LOGIC; + signal REG_1_30 : STD_LOGIC; + signal REG_1_30_D : STD_LOGIC; + signal REG_1_30_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_30_RSTF : STD_LOGIC; + signal REG_1_30_SETF : STD_LOGIC; + signal REG_1_30_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_30_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_30_CLKF : STD_LOGIC; + signal REG_1_30_D1 : STD_LOGIC; + signal REG_1_30_D2 : STD_LOGIC; + signal DOUT_OBUFE_EXP : STD_LOGIC; + signal REG_1_30_D2_PT_0 : STD_LOGIC; + signal REG_1_30_D2_PT_1 : STD_LOGIC; + signal REG_1_30_D2_PT_2 : STD_LOGIC; + signal REG_1_31_Q : STD_LOGIC; + signal REG_1_31 : STD_LOGIC; + signal REG_1_31_D : STD_LOGIC; + signal REG_1_31_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_31_RSTF : STD_LOGIC; + signal REG_1_31_SETF : STD_LOGIC; + signal REG_1_31_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_31_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_31_CLKF : STD_LOGIC; + signal REG_1_31_D1 : STD_LOGIC; + signal REG_1_31_D2 : STD_LOGIC; + signal EXP27_EXP : STD_LOGIC; + signal REG_1_31_D2_PT_0 : STD_LOGIC; + signal REG_1_31_D2_PT_1 : STD_LOGIC; + signal REG_1_31_D2_PT_2 : STD_LOGIC; + signal REG_1_4_Q : STD_LOGIC; + signal REG_1_4_D : STD_LOGIC; + signal REG_1_4_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_4_RSTF : STD_LOGIC; + signal REG_1_4_SETF : STD_LOGIC; + signal REG_1_4_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_4_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_4_CLKF : STD_LOGIC; + signal REG_1_4_D1 : STD_LOGIC; + signal REG_1_4_D2 : STD_LOGIC; + signal REG_1_4_D2_PT_0 : STD_LOGIC; + signal REG_1_4_D2_PT_1 : STD_LOGIC; + signal REG_1_4_D2_PT_2 : STD_LOGIC; + signal REG_1_5_Q : STD_LOGIC; + signal REG_1_5 : STD_LOGIC; + signal REG_1_5_D : STD_LOGIC; + signal REG_1_5_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_5_RSTF : STD_LOGIC; + signal REG_1_5_SETF : STD_LOGIC; + signal REG_1_5_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_5_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_5_CLKF : STD_LOGIC; + signal REG_1_5_D1 : STD_LOGIC; + signal REG_1_5_D2 : STD_LOGIC; + signal EXP49_EXP : STD_LOGIC; + signal REG_1_5_D2_PT_0 : STD_LOGIC; + signal REG_1_5_D2_PT_1 : STD_LOGIC; + signal REG_1_5_D2_PT_2 : STD_LOGIC; + signal REG_1_6_Q : STD_LOGIC; + signal REG_1_6 : STD_LOGIC; + signal REG_1_6_D : STD_LOGIC; + signal REG_1_6_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_6_RSTF : STD_LOGIC; + signal REG_1_6_SETF : STD_LOGIC; + signal REG_1_6_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_6_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_6_CLKF : STD_LOGIC; + signal REG_1_6_D1 : STD_LOGIC; + signal REG_1_6_D2 : STD_LOGIC; + signal EXP50_EXP : STD_LOGIC; + signal REG_1_6_D2_PT_0 : STD_LOGIC; + signal EXP51_EXP : STD_LOGIC; + signal REG_1_6_D2_PT_1 : STD_LOGIC; + signal REG_1_6_D2_PT_2 : STD_LOGIC; + signal REG_1_6_D2_PT_3 : STD_LOGIC; + signal REG_1_7_Q : STD_LOGIC; + signal REG_1_7 : STD_LOGIC; + signal REG_1_7_D : STD_LOGIC; + signal REG_1_7_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_7_RSTF : STD_LOGIC; + signal REG_1_7_SETF : STD_LOGIC; + signal REG_1_7_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_7_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_7_CLKF : STD_LOGIC; + signal REG_1_7_D1 : STD_LOGIC; + signal REG_1_7_D2 : STD_LOGIC; + signal EXP42_EXP : STD_LOGIC; + signal REG_1_7_D2_PT_0 : STD_LOGIC; + signal REG_1_7_D2_PT_1 : STD_LOGIC; + signal REG_1_7_D2_PT_2 : STD_LOGIC; + signal REG_1_8_Q : STD_LOGIC; + signal REG_1_8 : STD_LOGIC; + signal REG_1_8_D : STD_LOGIC; + signal REG_1_8_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_8_RSTF : STD_LOGIC; + signal REG_1_8_SETF : STD_LOGIC; + signal REG_1_8_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_8_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_8_CLKF : STD_LOGIC; + signal REG_1_8_D1 : STD_LOGIC; + signal REG_1_8_D2 : STD_LOGIC; + signal EXP47_EXP : STD_LOGIC; + signal REG_1_8_D2_PT_0 : STD_LOGIC; + signal REG_1_8_D2_PT_1 : STD_LOGIC; + signal REG_1_8_D2_PT_2 : STD_LOGIC; + signal REG_1_9_Q : STD_LOGIC; + signal REG_1_9_D : STD_LOGIC; + signal REG_1_9_tsimcreated_xor_Q : STD_LOGIC; + signal REG_1_9_RSTF : STD_LOGIC; + signal REG_1_9_SETF : STD_LOGIC; + signal REG_1_9_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal REG_1_9_tsimcreated_prld_Q : STD_LOGIC; + signal REG_1_9_CLKF : STD_LOGIC; + signal REG_1_9_D1 : STD_LOGIC; + signal REG_1_9_D2 : STD_LOGIC; + signal EXP44_EXP : STD_LOGIC; + signal REG_1_9_D2_PT_0 : STD_LOGIC; + signal REG_1_9_D2_PT_1 : STD_LOGIC; + signal REG_1_9_D2_PT_2 : STD_LOGIC; + signal DOUT_OBUFE_Q : STD_LOGIC; + signal DOUT_OBUFE_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal DOUT_OBUFE_BUFOE_OUT : STD_LOGIC; + signal DOUT_OBUFE_TRST : STD_LOGIC; + signal DOUT_OBUFE_D : STD_LOGIC; + signal DOUT_OBUFE_D1 : STD_LOGIC; + signal DOUT_OBUFE_D2 : STD_LOGIC; + signal DOUT_OBUFE_D2_PT_0 : STD_LOGIC; + signal DOUT_OBUFE_D2_PT_1 : STD_LOGIC; + signal DOUT_OBUFE_EXP_PT_0 : STD_LOGIC; + signal DOUT_OBUFE_EXP_PT_1 : STD_LOGIC; + signal state_0_Q : STD_LOGIC; + signal state_0_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal state_0_RSTF : STD_LOGIC; + signal state_0_tsimcreated_prld_Q : STD_LOGIC; + signal state_0_D : STD_LOGIC; + signal state_0_CLKF : STD_LOGIC; + signal state_0_D1 : STD_LOGIC; + signal state_0_D2 : STD_LOGIC; + signal state_0_EXP_PT_0 : STD_LOGIC; + signal state_0_EXP_PT_1 : STD_LOGIC; + signal state_1_Q : STD_LOGIC; + signal state_1_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal state_1_RSTF : STD_LOGIC; + signal state_1_tsimcreated_prld_Q : STD_LOGIC; + signal state_1_D : STD_LOGIC; + signal state_1_CLKF : STD_LOGIC; + signal state_1_D1 : STD_LOGIC; + signal state_1_D2 : STD_LOGIC; + signal state_1_EXP_PT_0 : STD_LOGIC; + signal state_1_EXP_PT_1 : STD_LOGIC; + signal CLK_SCALE_1_Q : STD_LOGIC; + signal CLK_SCALE_1_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal CLK_SCALE_1_D : STD_LOGIC; + signal CLK_SCALE_1_D1 : STD_LOGIC; + signal CLK_SCALE_1_D2 : STD_LOGIC; + signal CLK_SCALE_1_D2_PT_0 : STD_LOGIC; + signal CLK_SCALE_1_D2_PT_1 : STD_LOGIC; + signal CLK_SCALE_1_D2_PT_2 : STD_LOGIC; + signal CLK_SCALE_2_Q : STD_LOGIC; + signal CLK_SCALE_2_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal CLK_SCALE_2_D : STD_LOGIC; + signal CLK_SCALE_2_D1 : STD_LOGIC; + signal CLK_SCALE_2_D2 : STD_LOGIC; + signal CLK_SCALE_2_D2_PT_0 : STD_LOGIC; + signal CLK_SCALE_2_D2_PT_1 : STD_LOGIC; + signal CLK_SCALE_2_D2_PT_2 : STD_LOGIC; + signal CLK_SCALE_2_EXP_PT_0 : STD_LOGIC; + signal CLK_SCALE_2_EXP_PT_1 : STD_LOGIC; + signal CLK_SCALE_3_Q : STD_LOGIC; + signal CLK_SCALE_3_D : STD_LOGIC; + signal CLK_SCALE_3_D1 : STD_LOGIC; + signal CLK_SCALE_3_D2 : STD_LOGIC; + signal CLK_SCALE_3_D2_PT_0 : STD_LOGIC; + signal CLK_SCALE_3_D2_PT_1 : STD_LOGIC; + signal CLK_SCALE_3_D2_PT_2 : STD_LOGIC; + signal CLK_SCALE_4_Q : STD_LOGIC; + signal CLK_SCALE_4_D : STD_LOGIC; + signal CLK_SCALE_4_D1 : STD_LOGIC; + signal CLK_SCALE_4_D2 : STD_LOGIC; + signal CLK_SCALE_4_D2_PT_0 : STD_LOGIC; + signal CLK_SCALE_4_D2_PT_1 : STD_LOGIC; + signal CLK_SCALE_4_D2_PT_2 : STD_LOGIC; + signal CLK_SCALE_5_Q : STD_LOGIC; + signal CLK_SCALE_5_D : STD_LOGIC; + signal CLK_SCALE_5_D1 : STD_LOGIC; + signal CLK_SCALE_5_D2 : STD_LOGIC; + signal CLK_SCALE_5_D2_PT_0 : STD_LOGIC; + signal CLK_SCALE_5_D2_PT_1 : STD_LOGIC; + signal CLK_SCALE_5_D2_PT_2 : STD_LOGIC; + signal tempID_0_Q : STD_LOGIC; + signal tempID_0_D : STD_LOGIC; + signal tempID_0_tsimcreated_xor_Q : STD_LOGIC; + signal tempID_0_CLKF : STD_LOGIC; + signal tempID_0_D1 : STD_LOGIC; + signal tempID_0_D2 : STD_LOGIC; + signal tempID_0_D2_PT_0 : STD_LOGIC; + signal tempID_0_D2_PT_1 : STD_LOGIC; + signal tempID_0_D2_PT_2 : STD_LOGIC; + signal tempID_0_D2_PT_3 : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_Q_0 : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_D : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_D1 : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_D2 : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_EXP_PT_0 : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_EXP_PT_1 : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_EXP_PT_2 : STD_LOGIC; + signal BUF_IS_EMPTY_OBUF_EXP_PT_3 : STD_LOGIC; + signal SHIFT_EN_Q : STD_LOGIC; + signal SHIFT_EN_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal SHIFT_EN_RSTF : STD_LOGIC; + signal SHIFT_EN_SETF : STD_LOGIC; + signal SHIFT_EN_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal SHIFT_EN_tsimcreated_prld_Q : STD_LOGIC; + signal SHIFT_EN_D : STD_LOGIC; + signal SHIFT_EN_CLKF : STD_LOGIC; + signal SHIFT_EN_D1 : STD_LOGIC; + signal SHIFT_EN_D2 : STD_LOGIC; + signal SHIFT_EN_SHIFT_EN_RSTF_INT_UIM : STD_LOGIC; + signal SHIFT_EN_EXP_PT_0 : STD_LOGIC; + signal SHIFT_EN_EXP_PT_1 : STD_LOGIC; + signal next_state_0_Q : STD_LOGIC; + signal next_state_0_RSTF : STD_LOGIC; + signal next_state_0_SETF : STD_LOGIC; + signal next_state_0_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal next_state_0_tsimcreated_prld_Q : STD_LOGIC; + signal next_state_0_D : STD_LOGIC; + signal next_state_0_CLKF : STD_LOGIC; + signal next_state_0_D1 : STD_LOGIC; + signal next_state_0_D2 : STD_LOGIC; + signal Q_OpTx_FX_DC_19_UIM : STD_LOGIC; + signal next_state_0_next_state_0_RSTF_UIM : STD_LOGIC; + signal next_state_1_Q : STD_LOGIC; + signal next_state_1_RSTF : STD_LOGIC; + signal next_state_1_SETF : STD_LOGIC; + signal next_state_1_tsimcreated_set_and_noreset_Q : STD_LOGIC; + signal next_state_1_tsimcreated_prld_Q : STD_LOGIC; + signal next_state_1_D : STD_LOGIC; + signal next_state_1_CLKF : STD_LOGIC; + signal next_state_1_D1 : STD_LOGIC; + signal next_state_1_D2 : STD_LOGIC; + signal next_state_1_next_state_1_RSTF_UIM : STD_LOGIC; + signal CCLK_OBUF_Q : STD_LOGIC; + signal CCLK_OBUF_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal CCLK_OBUF_D : STD_LOGIC; + signal CCLK_OBUF_D1 : STD_LOGIC; + signal CCLK_OBUF_D2 : STD_LOGIC; + signal EXP64_EXP : STD_LOGIC; + signal CCLK_OBUF_D2_PT_0 : STD_LOGIC; + signal CCLK_OBUF_D2_PT_1 : STD_LOGIC; + signal CCLK_OBUF_EXP_PT_0 : STD_LOGIC; + signal CCLK_OBUF_EXP_PT_1 : STD_LOGIC; + signal CCLK_OBUF_EXP_PT_2 : STD_LOGIC; + signal CCLK_OBUF_EXP_PT_3 : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_Q : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_D : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_D1 : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_D2 : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_D2_PT_0 : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_D2_PT_1 : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_EXP_PT_0 : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_EXP_PT_1 : STD_LOGIC; + signal buf_depth_0_buf_depth_0_RSTF_EXP_PT_2 : STD_LOGIC; + signal buf_depth_1_buf_depth_1_RSTF_Q : STD_LOGIC; + signal buf_depth_1_buf_depth_1_RSTF_D : STD_LOGIC; + signal buf_depth_1_buf_depth_1_RSTF_D1 : STD_LOGIC; + signal buf_depth_1_buf_depth_1_RSTF_D2 : STD_LOGIC; + signal buf_depth_1_buf_depth_1_RSTF_D2_PT_0 : STD_LOGIC; + signal buf_depth_1_buf_depth_1_RSTF_D2_PT_1 : STD_LOGIC; + signal buf_depth_1_buf_depth_1_RSTF_D2_PT_2 : STD_LOGIC; + signal SHIFT_EN_SHIFT_EN_RSTF_INT_Q : STD_LOGIC; + signal SHIFT_EN_SHIFT_EN_RSTF_INT_D : STD_LOGIC; + signal SHIFT_EN_SHIFT_EN_RSTF_INT_D1 : STD_LOGIC; + signal SHIFT_EN_SHIFT_EN_RSTF_INT_D2 : STD_LOGIC; + signal SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0 : STD_LOGIC; + signal SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1 : STD_LOGIC; + signal Q_OpTx_FX_DC_19_Q : STD_LOGIC; + signal Q_OpTx_FX_DC_19_D : STD_LOGIC; + signal Q_OpTx_FX_DC_19_D1 : STD_LOGIC; + signal Q_OpTx_FX_DC_19_D2 : STD_LOGIC; + signal Q_OpTx_FX_DC_19_D2_PT_0 : STD_LOGIC; + signal Q_OpTx_FX_DC_19_D2_PT_1 : STD_LOGIC; + signal next_state_0_next_state_0_RSTF_Q : STD_LOGIC; + signal next_state_0_next_state_0_RSTF_D : STD_LOGIC; + signal next_state_0_next_state_0_RSTF_D1 : STD_LOGIC; + signal next_state_0_next_state_0_RSTF_D2 : STD_LOGIC; + signal next_state_0_next_state_0_RSTF_D2_PT_0 : STD_LOGIC; + signal next_state_0_next_state_0_RSTF_D2_PT_1 : STD_LOGIC; + signal next_state_0_next_state_0_RSTF_D2_PT_2 : STD_LOGIC; + signal next_state_0_next_state_0_RSTF_D2_PT_3 : STD_LOGIC; + signal next_state_1_next_state_1_RSTF_Q : STD_LOGIC; + signal next_state_1_next_state_1_RSTF_D : STD_LOGIC; + signal next_state_1_next_state_1_RSTF_D1 : STD_LOGIC; + signal next_state_1_next_state_1_RSTF_D2 : STD_LOGIC; + signal next_state_1_next_state_1_RSTF_D2_PT_0 : STD_LOGIC; + signal next_state_1_next_state_1_RSTF_D2_PT_1 : STD_LOGIC; + signal next_state_1_next_state_1_RSTF_D2_PT_2 : STD_LOGIC; + signal next_state_1_next_state_1_RSTF_D2_PT_3 : STD_LOGIC; + signal next_state_1_next_state_1_RSTF_D2_PT_4 : STD_LOGIC; + signal EXP18_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP18_EXP_PT_0 : STD_LOGIC; + signal EXP18_EXP_PT_1 : STD_LOGIC; + signal EXP19_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP19_EXP_PT_0 : STD_LOGIC; + signal EXP19_EXP_PT_1 : STD_LOGIC; + signal EXP20_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP21_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP22_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP22_EXP_PT_0 : STD_LOGIC; + signal EXP22_EXP_PT_1 : STD_LOGIC; + signal EXP22_EXP_PT_2 : STD_LOGIC; + signal EXP23_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP23_EXP_PT_0 : STD_LOGIC; + signal EXP23_EXP_PT_1 : STD_LOGIC; + signal EXP23_EXP_PT_2 : STD_LOGIC; + signal EXP23_EXP_PT_3 : STD_LOGIC; + signal EXP24_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP24_EXP_PT_0 : STD_LOGIC; + signal EXP24_EXP_PT_1 : STD_LOGIC; + signal EXP25_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP25_EXP_PT_0 : STD_LOGIC; + signal EXP25_EXP_PT_1 : STD_LOGIC; + signal EXP25_EXP_PT_2 : STD_LOGIC; + signal EXP25_EXP_PT_3 : STD_LOGIC; + signal EXP26_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP26_EXP_PT_0 : STD_LOGIC; + signal EXP26_EXP_PT_1 : STD_LOGIC; + signal EXP27_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP27_EXP_PT_0 : STD_LOGIC; + signal EXP27_EXP_PT_1 : STD_LOGIC; + signal EXP28_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP28_EXP_PT_0 : STD_LOGIC; + signal EXP28_EXP_PT_1 : STD_LOGIC; + signal EXP29_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP29_EXP_PT_0 : STD_LOGIC; + signal EXP29_EXP_PT_1 : STD_LOGIC; + signal EXP29_EXP_PT_2 : STD_LOGIC; + signal EXP30_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP30_EXP_PT_0 : STD_LOGIC; + signal EXP30_EXP_PT_1 : STD_LOGIC; + signal EXP30_EXP_PT_2 : STD_LOGIC; + signal EXP31_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP31_EXP_PT_0 : STD_LOGIC; + signal EXP31_EXP_PT_1 : STD_LOGIC; + signal EXP32_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP32_EXP_PT_0 : STD_LOGIC; + signal EXP32_EXP_PT_1 : STD_LOGIC; + signal EXP33_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP33_EXP_PT_0 : STD_LOGIC; + signal EXP33_EXP_PT_1 : STD_LOGIC; + signal EXP33_EXP_PT_2 : STD_LOGIC; + signal EXP34_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP34_EXP_PT_0 : STD_LOGIC; + signal EXP34_EXP_PT_1 : STD_LOGIC; + signal EXP34_EXP_PT_2 : STD_LOGIC; + signal EXP35_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP35_EXP_PT_0 : STD_LOGIC; + signal EXP35_EXP_PT_1 : STD_LOGIC; + signal EXP36_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP36_EXP_PT_0 : STD_LOGIC; + signal EXP36_EXP_PT_1 : STD_LOGIC; + signal EXP37_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP37_EXP_PT_0 : STD_LOGIC; + signal EXP37_EXP_PT_1 : STD_LOGIC; + signal EXP38_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP38_EXP_PT_0 : STD_LOGIC; + signal EXP38_EXP_PT_1 : STD_LOGIC; + signal EXP38_EXP_PT_2 : STD_LOGIC; + signal EXP39_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP39_EXP_PT_0 : STD_LOGIC; + signal EXP39_EXP_PT_1 : STD_LOGIC; + signal EXP39_EXP_PT_2 : STD_LOGIC; + signal EXP40_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP40_EXP_PT_0 : STD_LOGIC; + signal EXP40_EXP_PT_1 : STD_LOGIC; + signal EXP41_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP41_EXP_PT_0 : STD_LOGIC; + signal EXP41_EXP_PT_1 : STD_LOGIC; + signal EXP42_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP42_EXP_PT_0 : STD_LOGIC; + signal EXP42_EXP_PT_1 : STD_LOGIC; + signal EXP43_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP43_EXP_PT_0 : STD_LOGIC; + signal EXP43_EXP_PT_1 : STD_LOGIC; + signal EXP44_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP44_EXP_PT_0 : STD_LOGIC; + signal EXP44_EXP_PT_1 : STD_LOGIC; + signal EXP45_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP45_EXP_PT_0 : STD_LOGIC; + signal EXP45_EXP_PT_1 : STD_LOGIC; + signal EXP45_EXP_PT_2 : STD_LOGIC; + signal EXP46_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP46_EXP_PT_0 : STD_LOGIC; + signal EXP46_EXP_PT_1 : STD_LOGIC; + signal EXP46_EXP_PT_2 : STD_LOGIC; + signal EXP47_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP47_EXP_PT_0 : STD_LOGIC; + signal EXP47_EXP_PT_1 : STD_LOGIC; + signal EXP48_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP48_EXP_PT_0 : STD_LOGIC; + signal EXP48_EXP_PT_1 : STD_LOGIC; + signal EXP49_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP49_EXP_PT_0 : STD_LOGIC; + signal EXP49_EXP_PT_1 : STD_LOGIC; + signal EXP50_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP51_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP52_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP52_EXP_PT_0 : STD_LOGIC; + signal EXP52_EXP_PT_1 : STD_LOGIC; + signal EXP52_EXP_PT_2 : STD_LOGIC; + signal EXP53_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP53_EXP_PT_0 : STD_LOGIC; + signal EXP53_EXP_PT_1 : STD_LOGIC; + signal EXP53_EXP_PT_2 : STD_LOGIC; + signal EXP53_EXP_PT_3 : STD_LOGIC; + signal EXP54_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP54_EXP_PT_0 : STD_LOGIC; + signal EXP54_EXP_PT_1 : STD_LOGIC; + signal EXP55_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP55_EXP_PT_0 : STD_LOGIC; + signal EXP55_EXP_PT_1 : STD_LOGIC; + signal EXP55_EXP_PT_2 : STD_LOGIC; + signal EXP56_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP56_EXP_PT_0 : STD_LOGIC; + signal EXP56_EXP_PT_1 : STD_LOGIC; + signal EXP56_EXP_PT_2 : STD_LOGIC; + signal EXP57_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP57_EXP_PT_0 : STD_LOGIC; + signal EXP57_EXP_PT_1 : STD_LOGIC; + signal EXP58_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP58_EXP_PT_0 : STD_LOGIC; + signal EXP58_EXP_PT_1 : STD_LOGIC; + signal EXP59_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP59_EXP_PT_0 : STD_LOGIC; + signal EXP59_EXP_PT_1 : STD_LOGIC; + signal EXP60_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP60_EXP_PT_0 : STD_LOGIC; + signal EXP60_EXP_PT_1 : STD_LOGIC; + signal EXP60_EXP_PT_2 : STD_LOGIC; + signal EXP61_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP61_EXP_PT_0 : STD_LOGIC; + signal EXP61_EXP_PT_1 : STD_LOGIC; + signal EXP61_EXP_PT_2 : STD_LOGIC; + signal EXP62_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP62_EXP_PT_0 : STD_LOGIC; + signal EXP62_EXP_PT_1 : STD_LOGIC; + signal EXP63_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP63_EXP_PT_0 : STD_LOGIC; + signal EXP63_EXP_PT_1 : STD_LOGIC; + signal EXP64_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP64_EXP_PT_0 : STD_LOGIC; + signal EXP64_EXP_PT_1 : STD_LOGIC; + signal EXP65_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP65_EXP_PT_0 : STD_LOGIC; + signal EXP65_EXP_PT_1 : STD_LOGIC; + signal EXP66_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP66_EXP_PT_0 : STD_LOGIC; + signal EXP66_EXP_PT_1 : STD_LOGIC; + signal EXP67_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP67_EXP_PT_0 : STD_LOGIC; + signal EXP67_EXP_PT_1 : STD_LOGIC; + signal EXP68_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP68_EXP_PT_0 : STD_LOGIC; + signal EXP68_EXP_PT_1 : STD_LOGIC; + signal EXP69_EXP_tsimrenamed_net_Q : STD_LOGIC; + signal EXP69_EXP_PT_0 : STD_LOGIC; + signal EXP69_EXP_PT_1 : STD_LOGIC; + signal NlwInverterSignal_SCLK_CE_IN0 : STD_LOGIC; + signal NlwInverterSignal_SCLK_CE_IN2 : STD_LOGIC; + signal NlwInverterSignal_SCLK_CE_IN3 : STD_LOGIC; + signal NlwInverterSignal_SCLK_CE_IN4 : STD_LOGIC; + signal NlwInverterSignal_SCLK_CE_IN5 : STD_LOGIC; + signal NlwInverterSignal_SCLK_CE_IN6 : STD_LOGIC; + signal NlwInverterSignal_readBufId_0_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_readBufId_0_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_readBufId_0_CE_IN0 : STD_LOGIC; + signal NlwInverterSignal_readBufId_0_CE_IN1 : STD_LOGIC; + signal NlwInverterSignal_readBufId_0_CE_IN2 : STD_LOGIC; + signal NlwInverterSignal_readBufId_0_CE_IN3 : STD_LOGIC; + signal NlwInverterSignal_readBufId_0_CE_IN4 : STD_LOGIC; + signal NlwInverterSignal_readBufId_0_CE_IN5 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_D2_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_SETF_IN2 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_D2_PT_1_IN7 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_SETF_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_0_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_count_0_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_0_EXP_tsimrenamed_net_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_0_EXP_tsimrenamed_net_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_4_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_count_4_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_1_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN5 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_3_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_1_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_count_1_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_2_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_count_2_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_count_3_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_CNT_4_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_5_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_5_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_writeBufId_0_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_writeBufId_0_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_writeBufId_0_CE_IN0 : STD_LOGIC; + signal NlwInverterSignal_writeBufId_0_CE_IN1 : STD_LOGIC; + signal NlwInverterSignal_writeBufId_0_CE_IN2 : STD_LOGIC; + signal NlwInverterSignal_writeBufId_0_CE_IN3 : STD_LOGIC; + signal NlwInverterSignal_writeBufId_0_CE_IN4 : STD_LOGIC; + signal NlwInverterSignal_writeBufId_0_CE_IN5 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_0_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_0_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_0_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_0_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_0_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_1_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_10_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_11_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_12_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_13_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_14_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_16_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_18_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_19_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_2_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_20_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_22_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_24_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_25_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_26_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_27_EXP_tsimrenamed_net_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_28_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_29_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_3_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_30_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_31_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_4_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_5_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_6_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_8_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_1_0_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_0_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_0_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_0_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_0_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_0_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_1_0_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_0_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_1_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_1_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_1_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_1_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_1_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_1_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_1_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_1_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_1_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_1_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_10_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_10_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_10_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_10_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_10_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_10_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_10_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_10_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_10_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_10_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_11_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_11_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_11_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_11_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_11_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_11_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_11_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_11_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_11_EXP_tsimrenamed_net_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_1_12_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_12_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_12_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_12_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_12_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_12_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_12_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_12_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_12_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_12_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_13_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_13_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_13_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_13_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_13_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_13_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_13_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_13_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_13_EXP_tsimrenamed_net_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_14_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_14_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_14_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_14_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_14_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_14_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_14_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_14_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_14_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_14_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_15_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_15_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_15_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_15_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_15_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_15_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_15_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_15_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_15_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_15_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_16_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_16_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_16_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_16_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_16_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_16_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_16_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_16_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_16_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_16_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_17_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_17_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_17_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_17_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_17_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_17_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_17_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_17_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_17_EXP_tsimrenamed_net_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_1_18_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_18_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_18_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_18_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_18_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_18_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_18_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_18_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_18_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_18_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_19_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_19_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_19_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_19_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_19_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_19_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_19_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_19_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_19_EXP_tsimrenamed_net_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_2_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_2_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_2_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_2_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_2_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_2_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_2_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_2_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_2_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_2_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_20_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_20_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_20_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_20_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_20_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_20_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_20_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_20_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_20_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_20_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_21_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_21_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_21_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_21_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_21_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_21_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_21_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_21_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_21_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_21_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_22_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_22_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_22_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_22_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_22_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_22_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_22_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_22_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_22_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_22_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_23_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_23_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_23_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_23_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_23_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_23_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_23_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_23_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_23_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_23_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_24_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_24_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_24_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_24_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_24_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_24_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_24_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_24_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_24_EXP_tsimrenamed_net_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_25_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_25_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_25_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_25_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_25_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_25_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_25_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_25_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_25_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_25_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_26_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_26_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_26_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_26_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_26_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_26_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_26_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_26_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_26_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_26_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_27_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_27_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_27_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_27_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_27_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_27_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_27_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_27_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_27_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_27_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_28_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_28_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_28_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_28_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_28_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_28_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_28_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_28_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_28_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_28_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_29_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_29_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_29_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_29_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_29_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_29_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_29_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_29_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_29_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_29_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_3_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_3_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_3_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_3_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_3_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_3_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_REG_1_3_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_3_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_30_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_30_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_30_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_30_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_30_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_30_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_30_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_30_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_30_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_30_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_31_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_31_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_31_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_31_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_31_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_31_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_31_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_31_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_31_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_31_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_4_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_4_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_4_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_4_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_4_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_4_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_4_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_4_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_4_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_4_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_5_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_5_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_5_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_5_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_5_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_5_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_5_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_5_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_5_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_5_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_6_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_6_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_6_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_6_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_6_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_6_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_6_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_6_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_6_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_6_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_7_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_7_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_7_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_7_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_7_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_7_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_7_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_7_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_7_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_7_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_8_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_8_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_8_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_8_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_8_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_8_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_8_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_8_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_8_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_8_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_REG_1_9_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_9_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_9_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_9_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_REG_1_9_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_9_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_9_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_REG_1_9_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_REG_1_9_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_REG_1_9_RSTF_IN2 : STD_LOGIC; + signal NlwInverterSignal_DOUT_OBUFE_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_DOUT_OBUFE_TRST_IN0 : STD_LOGIC; + signal NlwInverterSignal_DOUT_OBUFE_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_DOUT_OBUFE_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_DOUT_OBUFE_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_DOUT_OBUFE_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_state_0_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_state_0_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_state_0_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_state_0_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_state_0_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_state_0_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_state_0_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_state_0_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_state_1_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_state_1_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_state_1_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_state_1_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_state_1_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_state_1_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_state_1_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_state_1_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_1_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_1_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_1_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_1_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_1_EXP_tsimrenamed_net_IN1 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_1_EXP_tsimrenamed_net_IN3 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_3_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_3_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_3_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_3_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_4_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_4_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_4_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_4_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_5_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_5_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_5_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_CLK_SCALE_5_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_0_IN7 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_0_IN10 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_1_IN7 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_1_IN9 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_2_IN6 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_2_IN7 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_2_IN10 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_3_IN6 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_3_IN7 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_D2_PT_3_IN9 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_CLKF_IN0 : STD_LOGIC; + signal NlwInverterSignal_tempID_0_CLKF_IN1 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN1 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN2 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN3 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN4 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN5 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN6 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_SETF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_RSTF_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_RSTF_IN1 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_SETF_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_SETF_IN2 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_SETF_IN3 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_tsimcreated_set_and_noreset_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_SETF_IN1 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN6 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_buf_depth_1_RSTF_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_buf_depth_1_buf_depth_1_RSTF_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN3 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN6 : STD_LOGIC; + signal NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN7 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_3_IN1 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN0 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN2 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN3 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN4 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN5 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN6 : STD_LOGIC; + signal NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN7 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP18_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP19_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP22_EXP_PT_2_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_2_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP23_EXP_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP24_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP24_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP24_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP24_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP24_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP24_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP24_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP24_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_2_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_3_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_3_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP25_EXP_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP26_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP26_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP26_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP26_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP26_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP26_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP26_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP26_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP27_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP27_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP27_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP27_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP28_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP28_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP28_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP28_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP29_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP30_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP31_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP31_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP31_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP31_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP31_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP31_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP31_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP31_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP32_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP32_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP32_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP32_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP32_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP32_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP32_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP32_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP33_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP34_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP35_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP35_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP35_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP35_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP35_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP35_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP35_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP35_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP36_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP36_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP36_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP36_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP36_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP36_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP36_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP36_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP37_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP37_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP37_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP37_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP38_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP38_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP38_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP38_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP38_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP38_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP38_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP39_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP40_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP40_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP40_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP40_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP41_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP41_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP41_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP41_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP42_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP42_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP42_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP42_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP43_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP43_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP43_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP43_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP44_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP44_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP44_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP44_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP45_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_2_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP46_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP47_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP47_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP47_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP47_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP48_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP48_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP48_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP48_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP49_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP49_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP49_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP49_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP50_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP50_EXP_tsimrenamed_net_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP51_EXP_tsimrenamed_net_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP51_EXP_tsimrenamed_net_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP52_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP52_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP52_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP52_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP52_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP52_EXP_PT_2_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP53_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP53_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP53_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP53_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP53_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP53_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP53_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP53_EXP_PT_2_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP53_EXP_PT_3_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP53_EXP_PT_3_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP54_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP54_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP54_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP54_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP55_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP55_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP55_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP55_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP55_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP55_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP55_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP56_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP56_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP56_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP56_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP56_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP56_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP56_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP57_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP57_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP57_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP57_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP58_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP58_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP58_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP58_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP59_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP59_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP59_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP59_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP60_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP60_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP60_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP60_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP60_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP60_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP60_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP61_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP61_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP61_EXP_PT_0_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP61_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP61_EXP_PT_1_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP61_EXP_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP61_EXP_PT_2_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP62_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP62_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP62_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP62_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP63_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP63_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP63_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP63_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP64_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP64_EXP_PT_0_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP64_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP65_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP65_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP65_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP65_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP65_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP65_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP65_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP65_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP66_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP66_EXP_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP66_EXP_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP66_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP66_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP66_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP66_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP66_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP67_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP67_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP67_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP68_EXP_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP68_EXP_PT_0_IN6 : STD_LOGIC; + signal NlwInverterSignal_EXP68_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP68_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP69_EXP_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_EXP69_EXP_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_EXP69_EXP_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_EXP69_EXP_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_EXP69_EXP_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_EXP69_EXP_PT_1_IN5 : STD_LOGIC; + signal NlwInverterSignal_EXP69_EXP_PT_1_IN6 : STD_LOGIC; + signal count : STD_LOGIC_VECTOR ( 5 downto 0 ); + signal readBufId : STD_LOGIC_VECTOR ( 0 downto 0 ); + signal buf_depth : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal writeBufId : STD_LOGIC_VECTOR ( 0 downto 0 ); + signal SHIFT_CNT : STD_LOGIC_VECTOR ( 4 downto 0 ); + signal CLK_SCALE : STD_LOGIC_VECTOR ( 5 downto 0 ); + signal tempID : STD_LOGIC_VECTOR ( 0 downto 0 ); + signal state : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal next_state : STD_LOGIC_VECTOR ( 1 downto 0 ); +begin + FCLKIO_0_1 : X_BUF + port map ( + I => CLK, + O => FCLKIO_0 + ); + RES_IBUF_2 : X_BUF + port map ( + I => RES, + O => RES_IBUF + ); + LOAD_PRESCALER_IBUF_3 : X_BUF + port map ( + I => LOAD_PRESCALER, + O => LOAD_PRESCALER_IBUF + ); + LOAD_SREG_IBUF_4 : X_BUF + port map ( + I => LOAD_SREG, + O => LOAD_SREG_IBUF + ); + CCLK_PRESCALER_0_IBUF_5 : X_BUF + port map ( + I => CCLK_PRESCALER(0), + O => CCLK_PRESCALER_0_IBUF + ); + DIN_0_IBUF_6 : X_BUF + port map ( + I => DIN(0), + O => DIN_0_IBUF + ); + DIN_1_IBUF_7 : X_BUF + port map ( + I => DIN(1), + O => DIN_1_IBUF + ); + DIN_10_IBUF_8 : X_BUF + port map ( + I => DIN(10), + O => DIN_10_IBUF + ); + DIN_11_IBUF_9 : X_BUF + port map ( + I => DIN(11), + O => DIN_11_IBUF + ); + DIN_12_IBUF_10 : X_BUF + port map ( + I => DIN(12), + O => DIN_12_IBUF + ); + DIN_13_IBUF_11 : X_BUF + port map ( + I => DIN(13), + O => DIN_13_IBUF + ); + DIN_14_IBUF_12 : X_BUF + port map ( + I => DIN(14), + O => DIN_14_IBUF + ); + DIN_15_IBUF_13 : X_BUF + port map ( + I => DIN(15), + O => DIN_15_IBUF + ); + DIN_16_IBUF_14 : X_BUF + port map ( + I => DIN(16), + O => DIN_16_IBUF + ); + DIN_17_IBUF_15 : X_BUF + port map ( + I => DIN(17), + O => DIN_17_IBUF + ); + DIN_18_IBUF_16 : X_BUF + port map ( + I => DIN(18), + O => DIN_18_IBUF + ); + DIN_19_IBUF_17 : X_BUF + port map ( + I => DIN(19), + O => DIN_19_IBUF + ); + DIN_2_IBUF_18 : X_BUF + port map ( + I => DIN(2), + O => DIN_2_IBUF + ); + DIN_20_IBUF_19 : X_BUF + port map ( + I => DIN(20), + O => DIN_20_IBUF + ); + DIN_21_IBUF_20 : X_BUF + port map ( + I => DIN(21), + O => DIN_21_IBUF + ); + DIN_22_IBUF_21 : X_BUF + port map ( + I => DIN(22), + O => DIN_22_IBUF + ); + DIN_23_IBUF_22 : X_BUF + port map ( + I => DIN(23), + O => DIN_23_IBUF + ); + DIN_24_IBUF_23 : X_BUF + port map ( + I => DIN(24), + O => DIN_24_IBUF + ); + DIN_25_IBUF_24 : X_BUF + port map ( + I => DIN(25), + O => DIN_25_IBUF + ); + DIN_26_IBUF_25 : X_BUF + port map ( + I => DIN(26), + O => DIN_26_IBUF + ); + DIN_27_IBUF_26 : X_BUF + port map ( + I => DIN(27), + O => DIN_27_IBUF + ); + DIN_28_IBUF_27 : X_BUF + port map ( + I => DIN(28), + O => DIN_28_IBUF + ); + DIN_29_IBUF_28 : X_BUF + port map ( + I => DIN(29), + O => DIN_29_IBUF + ); + DIN_3_IBUF_29 : X_BUF + port map ( + I => DIN(3), + O => DIN_3_IBUF + ); + DIN_30_IBUF_30 : X_BUF + port map ( + I => DIN(30), + O => DIN_30_IBUF + ); + DIN_31_IBUF_31 : X_BUF + port map ( + I => DIN(31), + O => DIN_31_IBUF + ); + DIN_4_IBUF_32 : X_BUF + port map ( + I => DIN(4), + O => DIN_4_IBUF + ); + DIN_5_IBUF_33 : X_BUF + port map ( + I => DIN(5), + O => DIN_5_IBUF + ); + DIN_6_IBUF_34 : X_BUF + port map ( + I => DIN(6), + O => DIN_6_IBUF + ); + DIN_7_IBUF_35 : X_BUF + port map ( + I => DIN(7), + O => DIN_7_IBUF + ); + DIN_8_IBUF_36 : X_BUF + port map ( + I => DIN(8), + O => DIN_8_IBUF + ); + DIN_9_IBUF_37 : X_BUF + port map ( + I => DIN(9), + O => DIN_9_IBUF + ); + DONE_IBUF_38 : X_BUF + port map ( + I => DONE, + O => DONE_IBUF + ); + nINIT_B_IBUF_39 : X_BUF + port map ( + I => nINIT_B, + O => nINIT_B_IBUF + ); + CCLK_PRESCALER_1_IBUF_40 : X_BUF + port map ( + I => CCLK_PRESCALER(1), + O => CCLK_PRESCALER_1_IBUF + ); + CCLK_PRESCALER_2_IBUF_41 : X_BUF + port map ( + I => CCLK_PRESCALER(2), + O => CCLK_PRESCALER_2_IBUF + ); + CCLK_PRESCALER_3_IBUF_42 : X_BUF + port map ( + I => CCLK_PRESCALER(3), + O => CCLK_PRESCALER_3_IBUF + ); + CCLK_PRESCALER_4_IBUF_43 : X_BUF + port map ( + I => CCLK_PRESCALER(4), + O => CCLK_PRESCALER_4_IBUF + ); + CCLK_PRESCALER_5_IBUF_44 : X_BUF + port map ( + I => CCLK_PRESCALER(5), + O => CCLK_PRESCALER_5_IBUF + ); + DOUT_45 : X_TRI + port map ( + I => DOUT_OBUFE, + CTL => DOUT_OBUFE_OE, + O => DOUT + ); + BUF_IS_EMPTY_46 : X_BUF + port map ( + I => BUF_IS_EMPTY_OBUF_Q, + O => BUF_IS_EMPTY + ); + CCLK_47 : X_BUF + port map ( + I => CCLK_OBUF, + O => CCLK + ); + SCLK_48 : X_BUF + port map ( + I => SCLK_Q, + O => SCLK + ); + SCLK_tsimcreated_xor_Q_49 : X_XOR2 + port map ( + I0 => SCLK_D, + I1 => SCLK_Q, + O => SCLK_tsimcreated_xor_Q + ); + SCLK_REG : X_FF + port map ( + I => SCLK_tsimcreated_xor_Q, + CE => SCLK_CE, + CLK => FCLKIO_0, + SET => SCLK_SETF, + RST => PRLD, + O => SCLK_Q + ); + SCLK_D_50 : X_XOR2 + port map ( + I0 => SCLK_D1, + I1 => SCLK_D2, + O => SCLK_D + ); + SCLK_D1_51 : X_ZERO + port map ( + O => SCLK_D1 + ); + SCLK_D2_52 : X_ONE + port map ( + O => SCLK_D2 + ); + SCLK_SETF_53 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => SCLK_SETF + ); + SCLK_CE_54 : X_AND7 + port map ( + I0 => NlwInverterSignal_SCLK_CE_IN0, + I1 => count(0), + I2 => NlwInverterSignal_SCLK_CE_IN2, + I3 => NlwInverterSignal_SCLK_CE_IN3, + I4 => NlwInverterSignal_SCLK_CE_IN4, + I5 => NlwInverterSignal_SCLK_CE_IN5, + I6 => NlwInverterSignal_SCLK_CE_IN6, + O => SCLK_CE + ); + readBufId_0_Q_55 : X_BUF + port map ( + I => readBufId_0_Q, + O => readBufId(0) + ); + readBufId_0_tsimcreated_prld_Q_56 : X_OR2 + port map ( + I0 => readBufId_0_RSTF, + I1 => PRLD, + O => readBufId_0_tsimcreated_prld_Q + ); + readBufId_0_REG : X_FF + port map ( + I => readBufId_0_D, + CE => readBufId_0_CE, + CLK => readBufId_0_CLKF, + SET => Gnd, + RST => readBufId_0_tsimcreated_prld_Q, + O => readBufId_0_Q + ); + Gnd_57 : X_ZERO + port map ( + O => Gnd + ); + readBufId_0_D_58 : X_XOR2 + port map ( + I0 => readBufId_0_D1, + I1 => readBufId_0_D2, + O => readBufId_0_D + ); + readBufId_0_D1_59 : X_ZERO + port map ( + O => readBufId_0_D1 + ); + readBufId_0_D2_PT_0_60 : X_AND2 + port map ( + I0 => buf_depth(0), + I1 => writeBufId(0), + O => readBufId_0_D2_PT_0 + ); + readBufId_0_D2_PT_1_61 : X_AND2 + port map ( + I0 => writeBufId(0), + I1 => buf_depth(1), + O => readBufId_0_D2_PT_1 + ); + readBufId_0_D2_62 : X_OR2 + port map ( + I0 => readBufId_0_D2_PT_0, + I1 => readBufId_0_D2_PT_1, + O => readBufId_0_D2 + ); + readBufId_0_CLKF_63 : X_AND2 + port map ( + I0 => NlwInverterSignal_readBufId_0_CLKF_IN0, + I1 => NlwInverterSignal_readBufId_0_CLKF_IN1, + O => readBufId_0_CLKF + ); + readBufId_0_RSTF_64 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => readBufId_0_RSTF + ); + readBufId_0_CE_65 : X_AND7 + port map ( + I0 => NlwInverterSignal_readBufId_0_CE_IN0, + I1 => NlwInverterSignal_readBufId_0_CE_IN1, + I2 => NlwInverterSignal_readBufId_0_CE_IN2, + I3 => NlwInverterSignal_readBufId_0_CE_IN3, + I4 => NlwInverterSignal_readBufId_0_CE_IN4, + I5 => NlwInverterSignal_readBufId_0_CE_IN5, + I6 => SHIFT_EN, + O => readBufId_0_CE + ); + buf_depth_0_Q_66 : X_BUF + port map ( + I => buf_depth_0_Q, + O => buf_depth(0) + ); + buf_depth_0_tsimcreated_xor_Q_67 : X_XOR2 + port map ( + I0 => buf_depth_0_D, + I1 => buf_depth_0_Q, + O => buf_depth_0_tsimcreated_xor_Q + ); + buf_depth_0_tsimcreated_set_and_noreset_Q_68 : X_AND2 + port map ( + I0 => NlwInverterSignal_buf_depth_0_tsimcreated_set_and_noreset_IN0, + I1 => buf_depth_0_SETF, + O => buf_depth_0_tsimcreated_set_and_noreset_Q + ); + buf_depth_0_tsimcreated_prld_Q_69 : X_OR2 + port map ( + I0 => buf_depth_0_RSTF, + I1 => PRLD, + O => buf_depth_0_tsimcreated_prld_Q + ); + buf_depth_0_REG : X_FF + port map ( + I => buf_depth_0_tsimcreated_xor_Q, + CE => Vcc, + CLK => buf_depth_0_CLKF, + SET => buf_depth_0_tsimcreated_set_and_noreset_Q, + RST => buf_depth_0_tsimcreated_prld_Q, + O => buf_depth_0_Q + ); + Vcc_70 : X_ONE + port map ( + O => Vcc + ); + buf_depth_0_D_71 : X_XOR2 + port map ( + I0 => buf_depth_0_D1, + I1 => buf_depth_0_D2, + O => buf_depth_0_D + ); + buf_depth_0_D1_72 : X_ZERO + port map ( + O => buf_depth_0_D1 + ); + buf_depth_0_D2_PT_0_73 : X_AND7 + port map ( + I0 => buf_depth(0), + I1 => NlwInverterSignal_buf_depth_0_D2_PT_0_IN1, + I2 => NlwInverterSignal_buf_depth_0_D2_PT_0_IN2, + I3 => NlwInverterSignal_buf_depth_0_D2_PT_0_IN3, + I4 => NlwInverterSignal_buf_depth_0_D2_PT_0_IN4, + I5 => NlwInverterSignal_buf_depth_0_D2_PT_0_IN5, + I6 => SHIFT_EN, + O => buf_depth_0_D2_PT_0 + ); + buf_depth_0_D2_PT_1_74 : X_AND8 + port map ( + I0 => NlwInverterSignal_buf_depth_0_D2_PT_1_IN0, + I1 => buf_depth(1), + I2 => NlwInverterSignal_buf_depth_0_D2_PT_1_IN2, + I3 => NlwInverterSignal_buf_depth_0_D2_PT_1_IN3, + I4 => NlwInverterSignal_buf_depth_0_D2_PT_1_IN4, + I5 => NlwInverterSignal_buf_depth_0_D2_PT_1_IN5, + I6 => NlwInverterSignal_buf_depth_0_D2_PT_1_IN6, + I7 => SHIFT_EN, + O => buf_depth_0_D2_PT_1 + ); + buf_depth_0_D2_75 : X_OR2 + port map ( + I0 => buf_depth_0_D2_PT_0, + I1 => buf_depth_0_D2_PT_1, + O => buf_depth_0_D2 + ); + buf_depth_0_CLKF_76 : X_AND2 + port map ( + I0 => NlwInverterSignal_buf_depth_0_CLKF_IN0, + I1 => NlwInverterSignal_buf_depth_0_CLKF_IN1, + O => buf_depth_0_CLKF + ); + buf_depth_0_SETF_77 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_buf_depth_0_SETF_IN1, + I2 => NlwInverterSignal_buf_depth_0_SETF_IN2, + O => buf_depth_0_SETF + ); + buf_depth_0_RSTF_78 : X_AND2 + port map ( + I0 => buf_depth_0_buf_depth_0_RSTF_UIM, + I1 => buf_depth_0_buf_depth_0_RSTF_UIM, + O => buf_depth_0_RSTF + ); + buf_depth_1_Q_79 : X_BUF + port map ( + I => buf_depth_1_Q, + O => buf_depth(1) + ); + buf_depth_1_tsimcreated_xor_Q_80 : X_XOR2 + port map ( + I0 => buf_depth_1_D, + I1 => buf_depth_1_Q, + O => buf_depth_1_tsimcreated_xor_Q + ); + buf_depth_1_tsimcreated_set_and_noreset_Q_81 : X_AND2 + port map ( + I0 => NlwInverterSignal_buf_depth_1_tsimcreated_set_and_noreset_IN0, + I1 => buf_depth_1_SETF, + O => buf_depth_1_tsimcreated_set_and_noreset_Q + ); + buf_depth_1_tsimcreated_prld_Q_82 : X_OR2 + port map ( + I0 => buf_depth_1_RSTF, + I1 => PRLD, + O => buf_depth_1_tsimcreated_prld_Q + ); + buf_depth_1_REG : X_FF + port map ( + I => buf_depth_1_tsimcreated_xor_Q, + CE => Vcc, + CLK => buf_depth_1_CLKF, + SET => buf_depth_1_tsimcreated_set_and_noreset_Q, + RST => buf_depth_1_tsimcreated_prld_Q, + O => buf_depth_1_Q + ); + buf_depth_1_D_83 : X_XOR2 + port map ( + I0 => buf_depth_1_D1, + I1 => buf_depth_1_D2, + O => buf_depth_1_D + ); + buf_depth_1_D1_84 : X_ZERO + port map ( + O => buf_depth_1_D1 + ); + buf_depth_1_D2_PT_0_85 : X_AND8 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => buf_depth(0), + I2 => NlwInverterSignal_buf_depth_1_D2_PT_0_IN2, + I3 => NlwInverterSignal_buf_depth_1_D2_PT_0_IN3, + I4 => NlwInverterSignal_buf_depth_1_D2_PT_0_IN4, + I5 => NlwInverterSignal_buf_depth_1_D2_PT_0_IN5, + I6 => NlwInverterSignal_buf_depth_1_D2_PT_0_IN6, + I7 => SHIFT_EN, + O => buf_depth_1_D2_PT_0 + ); + buf_depth_1_D2_PT_1_86 : X_AND16 + port map ( + I0 => NlwInverterSignal_buf_depth_1_D2_PT_1_IN0, + I1 => NlwInverterSignal_buf_depth_1_D2_PT_1_IN1, + I2 => buf_depth(1), + I3 => NlwInverterSignal_buf_depth_1_D2_PT_1_IN3, + I4 => NlwInverterSignal_buf_depth_1_D2_PT_1_IN4, + I5 => NlwInverterSignal_buf_depth_1_D2_PT_1_IN5, + I6 => NlwInverterSignal_buf_depth_1_D2_PT_1_IN6, + I7 => NlwInverterSignal_buf_depth_1_D2_PT_1_IN7, + I8 => SHIFT_EN, + I9 => Vcc, + I10 => Vcc, + I11 => Vcc, + I12 => Vcc, + I13 => Vcc, + I14 => Vcc, + I15 => Vcc, + O => buf_depth_1_D2_PT_1 + ); + buf_depth_1_D2_87 : X_OR2 + port map ( + I0 => buf_depth_1_D2_PT_0, + I1 => buf_depth_1_D2_PT_1, + O => buf_depth_1_D2 + ); + buf_depth_1_CLKF_88 : X_AND2 + port map ( + I0 => NlwInverterSignal_buf_depth_1_CLKF_IN0, + I1 => NlwInverterSignal_buf_depth_1_CLKF_IN1, + O => buf_depth_1_CLKF + ); + buf_depth_1_SETF_89 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => buf_depth(0), + I2 => NlwInverterSignal_buf_depth_1_SETF_IN2, + O => buf_depth_1_SETF + ); + buf_depth_1_RSTF_90 : X_AND2 + port map ( + I0 => buf_depth_1_buf_depth_1_RSTF_UIM, + I1 => buf_depth_1_buf_depth_1_RSTF_UIM, + O => buf_depth_1_RSTF + ); + SHIFT_CNT_0_Q_91 : X_BUF + port map ( + I => SHIFT_CNT_0_Q, + O => SHIFT_CNT(0) + ); + SHIFT_CNT_0_EXP_92 : X_BUF + port map ( + I => SHIFT_CNT_0_EXP_tsimrenamed_net_Q, + O => SHIFT_CNT_0_EXP + ); + SHIFT_CNT_0_tsimcreated_xor_Q_93 : X_XOR2 + port map ( + I0 => SHIFT_CNT_0_D, + I1 => SHIFT_CNT_0_Q, + O => SHIFT_CNT_0_tsimcreated_xor_Q + ); + SHIFT_CNT_0_tsimcreated_set_and_noreset_Q_94 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_CNT_0_SETF, + O => SHIFT_CNT_0_tsimcreated_set_and_noreset_Q + ); + SHIFT_CNT_0_tsimcreated_prld_Q_95 : X_OR2 + port map ( + I0 => SHIFT_CNT_0_RSTF, + I1 => PRLD, + O => SHIFT_CNT_0_tsimcreated_prld_Q + ); + SHIFT_CNT_0_REG : X_FF + port map ( + I => SHIFT_CNT_0_tsimcreated_xor_Q, + CE => Vcc, + CLK => SHIFT_CNT_0_CLKF, + SET => SHIFT_CNT_0_tsimcreated_set_and_noreset_Q, + RST => SHIFT_CNT_0_tsimcreated_prld_Q, + O => SHIFT_CNT_0_Q + ); + SHIFT_CNT_0_D_96 : X_XOR2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_D_IN0, + I1 => SHIFT_CNT_0_D2, + O => SHIFT_CNT_0_D + ); + SHIFT_CNT_0_D1_97 : X_ZERO + port map ( + O => SHIFT_CNT_0_D1 + ); + SHIFT_CNT_0_D2_PT_0_98 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_D2_PT_0_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_0_D2_PT_0_IN1, + O => SHIFT_CNT_0_D2_PT_0 + ); + SHIFT_CNT_0_D2_PT_1_99 : X_AND2 + port map ( + I0 => EXP69_EXP, + I1 => EXP69_EXP, + O => SHIFT_CNT_0_D2_PT_1 + ); + SHIFT_CNT_0_D2_100 : X_OR2 + port map ( + I0 => SHIFT_CNT_0_D2_PT_0, + I1 => SHIFT_CNT_0_D2_PT_1, + O => SHIFT_CNT_0_D2 + ); + SHIFT_CNT_0_CLKF_101 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_CLKF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_0_CLKF_IN1, + O => SHIFT_CNT_0_CLKF + ); + SHIFT_CNT_0_SETF_102 : X_AND2 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_SHIFT_CNT_0_SETF_IN1, + O => SHIFT_CNT_0_SETF + ); + SHIFT_CNT_0_RSTF_103 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => SHIFT_CNT_0_RSTF + ); + SHIFT_CNT_0_EXP_tsimrenamed_net_Q_104 : X_AND7 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN2, + I3 => NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN3, + I4 => NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN4, + I5 => SHIFT_CNT(4), + I6 => SHIFT_EN, + O => SHIFT_CNT_0_EXP_tsimrenamed_net_Q + ); + count_0_Q_105 : X_BUF + port map ( + I => count_0_Q, + O => count(0) + ); + count_0_EXP_106 : X_BUF + port map ( + I => count_0_EXP_tsimrenamed_net_Q, + O => count_0_EXP + ); + count_0_tsimcreated_set_and_noreset_Q_107 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_0_tsimcreated_set_and_noreset_IN0, + I1 => count_0_SETF, + O => count_0_tsimcreated_set_and_noreset_Q + ); + count_0_tsimcreated_prld_Q_108 : X_OR2 + port map ( + I0 => count_0_RSTF, + I1 => PRLD, + O => count_0_tsimcreated_prld_Q + ); + count_0_REG : X_FF + port map ( + I => count_0_D, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_0_tsimcreated_set_and_noreset_Q, + RST => count_0_tsimcreated_prld_Q, + O => count_0_Q + ); + count_0_D_109 : X_XOR2 + port map ( + I0 => count_0_D1, + I1 => count_0_D2, + O => count_0_D + ); + count_0_D1_110 : X_ZERO + port map ( + O => count_0_D1 + ); + count_0_D2_PT_0_111 : X_AND2 + port map ( + I0 => EXP67_EXP, + I1 => EXP67_EXP, + O => count_0_D2_PT_0 + ); + count_0_D2_PT_1_112 : X_AND3 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_0_D2_PT_1_IN1, + I2 => CLK_SCALE(0), + O => count_0_D2_PT_1 + ); + count_0_D2_PT_2_113 : X_AND7 + port map ( + I0 => NlwInverterSignal_count_0_D2_PT_2_IN0, + I1 => NlwInverterSignal_count_0_D2_PT_2_IN1, + I2 => NlwInverterSignal_count_0_D2_PT_2_IN2, + I3 => NlwInverterSignal_count_0_D2_PT_2_IN3, + I4 => NlwInverterSignal_count_0_D2_PT_2_IN4, + I5 => NlwInverterSignal_count_0_D2_PT_2_IN5, + I6 => CLK_SCALE(0), + O => count_0_D2_PT_2 + ); + count_0_D2_114 : X_OR3 + port map ( + I0 => count_0_D2_PT_0, + I1 => count_0_D2_PT_1, + I2 => count_0_D2_PT_2, + O => count_0_D2 + ); + count_0_SETF_115 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => CLK_SCALE(0), + O => count_0_SETF + ); + count_0_RSTF_116 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_0_RSTF_IN1, + O => count_0_RSTF + ); + count_0_EXP_tsimrenamed_net_Q_117 : X_AND4 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_0_EXP_tsimrenamed_net_IN1, + I2 => count(2), + I3 => NlwInverterSignal_count_0_EXP_tsimrenamed_net_IN3, + O => count_0_EXP_tsimrenamed_net_Q + ); + count_4_Q_118 : X_BUF + port map ( + I => count_4_Q, + O => count(4) + ); + count_4_EXP_119 : X_BUF + port map ( + I => count_4_EXP_tsimrenamed_net_Q, + O => count_4_EXP + ); + count_4_tsimcreated_xor_Q_120 : X_XOR2 + port map ( + I0 => count_4_D, + I1 => count_4_Q, + O => count_4_tsimcreated_xor_Q + ); + count_4_tsimcreated_set_and_noreset_Q_121 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_4_tsimcreated_set_and_noreset_IN0, + I1 => count_4_SETF, + O => count_4_tsimcreated_set_and_noreset_Q + ); + count_4_tsimcreated_prld_Q_122 : X_OR2 + port map ( + I0 => count_4_RSTF, + I1 => PRLD, + O => count_4_tsimcreated_prld_Q + ); + count_4_REG : X_FF + port map ( + I => count_4_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_4_tsimcreated_set_and_noreset_Q, + RST => count_4_tsimcreated_prld_Q, + O => count_4_Q + ); + count_4_D_123 : X_XOR2 + port map ( + I0 => count_4_D1, + I1 => count_4_D2, + O => count_4_D + ); + count_4_D1_124 : X_ZERO + port map ( + O => count_4_D1 + ); + count_4_D2_PT_0_125 : X_AND2 + port map ( + I0 => CLK_SCALE_0_EXP, + I1 => CLK_SCALE_0_EXP, + O => count_4_D2_PT_0 + ); + count_4_D2_PT_1_126 : X_AND6 + port map ( + I0 => NlwInverterSignal_count_4_D2_PT_1_IN0, + I1 => NlwInverterSignal_count_4_D2_PT_1_IN1, + I2 => NlwInverterSignal_count_4_D2_PT_1_IN2, + I3 => NlwInverterSignal_count_4_D2_PT_1_IN3, + I4 => NlwInverterSignal_count_4_D2_PT_1_IN4, + I5 => NlwInverterSignal_count_4_D2_PT_1_IN5, + O => count_4_D2_PT_1 + ); + count_4_D2_PT_2_127 : X_AND7 + port map ( + I0 => NlwInverterSignal_count_4_D2_PT_2_IN0, + I1 => NlwInverterSignal_count_4_D2_PT_2_IN1, + I2 => NlwInverterSignal_count_4_D2_PT_2_IN2, + I3 => NlwInverterSignal_count_4_D2_PT_2_IN3, + I4 => NlwInverterSignal_count_4_D2_PT_2_IN4, + I5 => NlwInverterSignal_count_4_D2_PT_2_IN5, + I6 => CLK_SCALE(4), + O => count_4_D2_PT_2 + ); + count_4_D2_128 : X_OR3 + port map ( + I0 => count_4_D2_PT_0, + I1 => count_4_D2_PT_1, + I2 => count_4_D2_PT_2, + O => count_4_D2 + ); + count_4_SETF_129 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => CLK_SCALE(4), + O => count_4_SETF + ); + count_4_RSTF_130 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_4_RSTF_IN1, + O => count_4_RSTF + ); + count_4_EXP_tsimrenamed_net_Q_131 : X_AND4 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN1, + I2 => count(3), + I3 => NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN3, + O => count_4_EXP_tsimrenamed_net_Q + ); + SHIFT_CNT_1_Q_132 : X_BUF + port map ( + I => SHIFT_CNT_1_Q, + O => SHIFT_CNT(1) + ); + SHIFT_CNT_1_tsimcreated_xor_Q_133 : X_XOR2 + port map ( + I0 => SHIFT_CNT_1_D, + I1 => SHIFT_CNT_1_Q, + O => SHIFT_CNT_1_tsimcreated_xor_Q + ); + SHIFT_CNT_1_tsimcreated_set_and_noreset_Q_134 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_CNT_1_SETF, + O => SHIFT_CNT_1_tsimcreated_set_and_noreset_Q + ); + SHIFT_CNT_1_tsimcreated_prld_Q_135 : X_OR2 + port map ( + I0 => SHIFT_CNT_1_RSTF, + I1 => PRLD, + O => SHIFT_CNT_1_tsimcreated_prld_Q + ); + SHIFT_CNT_1_REG : X_FF + port map ( + I => SHIFT_CNT_1_tsimcreated_xor_Q, + CE => Vcc, + CLK => SHIFT_CNT_1_CLKF, + SET => SHIFT_CNT_1_tsimcreated_set_and_noreset_Q, + RST => SHIFT_CNT_1_tsimcreated_prld_Q, + O => SHIFT_CNT_1_Q + ); + SHIFT_CNT_1_D_136 : X_XOR2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_D_IN0, + I1 => SHIFT_CNT_1_D2, + O => SHIFT_CNT_1_D + ); + SHIFT_CNT_1_D1_137 : X_ZERO + port map ( + O => SHIFT_CNT_1_D1 + ); + SHIFT_CNT_1_D2_PT_0_138 : X_AND2 + port map ( + I0 => SHIFT_CNT(0), + I1 => SHIFT_CNT(0), + O => SHIFT_CNT_1_D2_PT_0 + ); + SHIFT_CNT_1_D2_PT_1_139 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_D2_PT_1_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_1_D2_PT_1_IN1, + O => SHIFT_CNT_1_D2_PT_1 + ); + SHIFT_CNT_1_D2_PT_2_140 : X_AND2 + port map ( + I0 => SHIFT_CNT_2_EXP, + I1 => SHIFT_CNT_2_EXP, + O => SHIFT_CNT_1_D2_PT_2 + ); + SHIFT_CNT_1_D2_PT_3_141 : X_AND2 + port map ( + I0 => SHIFT_CNT_3_EXP, + I1 => SHIFT_CNT_3_EXP, + O => SHIFT_CNT_1_D2_PT_3 + ); + SHIFT_CNT_1_D2_142 : X_OR4 + port map ( + I0 => SHIFT_CNT_1_D2_PT_0, + I1 => SHIFT_CNT_1_D2_PT_1, + I2 => SHIFT_CNT_1_D2_PT_2, + I3 => SHIFT_CNT_1_D2_PT_3, + O => SHIFT_CNT_1_D2 + ); + SHIFT_CNT_1_CLKF_143 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_1_CLKF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_1_CLKF_IN1, + O => SHIFT_CNT_1_CLKF + ); + SHIFT_CNT_1_SETF_144 : X_AND2 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_SHIFT_CNT_1_SETF_IN1, + O => SHIFT_CNT_1_SETF + ); + SHIFT_CNT_1_RSTF_145 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => SHIFT_CNT_1_RSTF + ); + SHIFT_CNT_2_Q_146 : X_BUF + port map ( + I => SHIFT_CNT_2_Q, + O => SHIFT_CNT(2) + ); + SHIFT_CNT_2_EXP_147 : X_BUF + port map ( + I => SHIFT_CNT_2_EXP_tsimrenamed_net_Q, + O => SHIFT_CNT_2_EXP + ); + SHIFT_CNT_2_tsimcreated_xor_Q_148 : X_XOR2 + port map ( + I0 => SHIFT_CNT_2_D, + I1 => SHIFT_CNT_2_Q, + O => SHIFT_CNT_2_tsimcreated_xor_Q + ); + SHIFT_CNT_2_tsimcreated_set_and_noreset_Q_149 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_2_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_CNT_2_SETF, + O => SHIFT_CNT_2_tsimcreated_set_and_noreset_Q + ); + SHIFT_CNT_2_tsimcreated_prld_Q_150 : X_OR2 + port map ( + I0 => SHIFT_CNT_2_RSTF, + I1 => PRLD, + O => SHIFT_CNT_2_tsimcreated_prld_Q + ); + SHIFT_CNT_2_REG : X_FF + port map ( + I => SHIFT_CNT_2_tsimcreated_xor_Q, + CE => Vcc, + CLK => SHIFT_CNT_2_CLKF, + SET => SHIFT_CNT_2_tsimcreated_set_and_noreset_Q, + RST => SHIFT_CNT_2_tsimcreated_prld_Q, + O => SHIFT_CNT_2_Q + ); + SHIFT_CNT_2_D_151 : X_XOR2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_2_D_IN0, + I1 => SHIFT_CNT_2_D2, + O => SHIFT_CNT_2_D + ); + SHIFT_CNT_2_D1_152 : X_ZERO + port map ( + O => SHIFT_CNT_2_D1 + ); + SHIFT_CNT_2_D2_PT_0_153 : X_AND2 + port map ( + I0 => SHIFT_CNT(0), + I1 => SHIFT_CNT(0), + O => SHIFT_CNT_2_D2_PT_0 + ); + SHIFT_CNT_2_D2_PT_1_154 : X_AND2 + port map ( + I0 => BUF_IS_EMPTY_OBUF_EXP, + I1 => BUF_IS_EMPTY_OBUF_EXP, + O => SHIFT_CNT_2_D2_PT_1 + ); + SHIFT_CNT_2_D2_155 : X_OR2 + port map ( + I0 => SHIFT_CNT_2_D2_PT_0, + I1 => SHIFT_CNT_2_D2_PT_1, + O => SHIFT_CNT_2_D2 + ); + SHIFT_CNT_2_CLKF_156 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_2_CLKF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_2_CLKF_IN1, + O => SHIFT_CNT_2_CLKF + ); + SHIFT_CNT_2_SETF_157 : X_AND2 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_SHIFT_CNT_2_SETF_IN1, + O => SHIFT_CNT_2_SETF + ); + SHIFT_CNT_2_RSTF_158 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => SHIFT_CNT_2_RSTF + ); + SHIFT_CNT_2_EXP_tsimrenamed_net_Q_159 : X_AND6 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN2, + I3 => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN3, + I4 => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN4, + I5 => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN5, + O => SHIFT_CNT_2_EXP_tsimrenamed_net_Q + ); + SHIFT_CNT_3_Q_160 : X_BUF + port map ( + I => SHIFT_CNT_3_Q, + O => SHIFT_CNT(3) + ); + SHIFT_CNT_3_EXP_161 : X_BUF + port map ( + I => SHIFT_CNT_3_EXP_tsimrenamed_net_Q, + O => SHIFT_CNT_3_EXP + ); + SHIFT_CNT_3_tsimcreated_xor_Q_162 : X_XOR2 + port map ( + I0 => SHIFT_CNT_3_D, + I1 => SHIFT_CNT_3_Q, + O => SHIFT_CNT_3_tsimcreated_xor_Q + ); + SHIFT_CNT_3_tsimcreated_set_and_noreset_Q_163 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_3_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_CNT_3_SETF, + O => SHIFT_CNT_3_tsimcreated_set_and_noreset_Q + ); + SHIFT_CNT_3_tsimcreated_prld_Q_164 : X_OR2 + port map ( + I0 => SHIFT_CNT_3_RSTF, + I1 => PRLD, + O => SHIFT_CNT_3_tsimcreated_prld_Q + ); + SHIFT_CNT_3_REG : X_FF + port map ( + I => SHIFT_CNT_3_tsimcreated_xor_Q, + CE => Vcc, + CLK => SHIFT_CNT_3_CLKF, + SET => SHIFT_CNT_3_tsimcreated_set_and_noreset_Q, + RST => SHIFT_CNT_3_tsimcreated_prld_Q, + O => SHIFT_CNT_3_Q + ); + SHIFT_CNT_3_D_165 : X_XOR2 + port map ( + I0 => SHIFT_CNT_3_D1, + I1 => SHIFT_CNT_3_D2, + O => SHIFT_CNT_3_D + ); + SHIFT_CNT_3_D1_166 : X_ZERO + port map ( + O => SHIFT_CNT_3_D1 + ); + SHIFT_CNT_3_D2_PT_0_167 : X_AND2 + port map ( + I0 => buf_depth_0_buf_depth_0_RSTF_EXP, + I1 => buf_depth_0_buf_depth_0_RSTF_EXP, + O => SHIFT_CNT_3_D2_PT_0 + ); + SHIFT_CNT_3_D2_PT_1_168 : X_AND6 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN1, + I2 => NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN2, + I3 => NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN3, + I4 => SHIFT_CNT(3), + I5 => SHIFT_EN, + O => SHIFT_CNT_3_D2_PT_1 + ); + SHIFT_CNT_3_D2_169 : X_OR2 + port map ( + I0 => SHIFT_CNT_3_D2_PT_0, + I1 => SHIFT_CNT_3_D2_PT_1, + O => SHIFT_CNT_3_D2 + ); + SHIFT_CNT_3_CLKF_170 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_3_CLKF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_3_CLKF_IN1, + O => SHIFT_CNT_3_CLKF + ); + SHIFT_CNT_3_SETF_171 : X_AND2 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_SHIFT_CNT_3_SETF_IN1, + O => SHIFT_CNT_3_SETF + ); + SHIFT_CNT_3_RSTF_172 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => SHIFT_CNT_3_RSTF + ); + SHIFT_CNT_3_EXP_tsimrenamed_net_Q_173 : X_AND2 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => LOAD_SREG_IBUF, + O => SHIFT_CNT_3_EXP_tsimrenamed_net_Q + ); + count_1_Q_174 : X_BUF + port map ( + I => count_1_Q, + O => count(1) + ); + count_1_tsimcreated_xor_Q_175 : X_XOR2 + port map ( + I0 => count_1_D, + I1 => count_1_Q, + O => count_1_tsimcreated_xor_Q + ); + count_1_tsimcreated_set_and_noreset_Q_176 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_1_tsimcreated_set_and_noreset_IN0, + I1 => count_1_SETF, + O => count_1_tsimcreated_set_and_noreset_Q + ); + count_1_tsimcreated_prld_Q_177 : X_OR2 + port map ( + I0 => count_1_RSTF, + I1 => PRLD, + O => count_1_tsimcreated_prld_Q + ); + count_1_REG : X_FF + port map ( + I => count_1_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_1_tsimcreated_set_and_noreset_Q, + RST => count_1_tsimcreated_prld_Q, + O => count_1_Q + ); + count_1_D_178 : X_XOR2 + port map ( + I0 => count_1_D1, + I1 => count_1_D2, + O => count_1_D + ); + count_1_D1_179 : X_ZERO + port map ( + O => count_1_D1 + ); + count_1_D2_PT_0_180 : X_AND2 + port map ( + I0 => CLK_SCALE_1_EXP, + I1 => CLK_SCALE_1_EXP, + O => count_1_D2_PT_0 + ); + count_1_D2_PT_1_181 : X_AND3 + port map ( + I0 => NlwInverterSignal_count_1_D2_PT_1_IN0, + I1 => NlwInverterSignal_count_1_D2_PT_1_IN1, + I2 => NlwInverterSignal_count_1_D2_PT_1_IN2, + O => count_1_D2_PT_1 + ); + count_1_D2_PT_2_182 : X_AND4 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_1_D2_PT_2_IN1, + I2 => NlwInverterSignal_count_1_D2_PT_2_IN2, + I3 => CLK_SCALE(1), + O => count_1_D2_PT_2 + ); + count_1_D2_PT_3_183 : X_AND7 + port map ( + I0 => NlwInverterSignal_count_1_D2_PT_3_IN0, + I1 => NlwInverterSignal_count_1_D2_PT_3_IN1, + I2 => NlwInverterSignal_count_1_D2_PT_3_IN2, + I3 => NlwInverterSignal_count_1_D2_PT_3_IN3, + I4 => NlwInverterSignal_count_1_D2_PT_3_IN4, + I5 => NlwInverterSignal_count_1_D2_PT_3_IN5, + I6 => CLK_SCALE(1), + O => count_1_D2_PT_3 + ); + count_1_D2_184 : X_OR4 + port map ( + I0 => count_1_D2_PT_0, + I1 => count_1_D2_PT_1, + I2 => count_1_D2_PT_2, + I3 => count_1_D2_PT_3, + O => count_1_D2 + ); + count_1_SETF_185 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => CLK_SCALE(1), + O => count_1_SETF + ); + count_1_RSTF_186 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_1_RSTF_IN1, + O => count_1_RSTF + ); + count_2_Q_187 : X_BUF + port map ( + I => count_2_Q, + O => count(2) + ); + count_2_tsimcreated_xor_Q_188 : X_XOR2 + port map ( + I0 => count_2_D, + I1 => count_2_Q, + O => count_2_tsimcreated_xor_Q + ); + count_2_tsimcreated_set_and_noreset_Q_189 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_2_tsimcreated_set_and_noreset_IN0, + I1 => count_2_SETF, + O => count_2_tsimcreated_set_and_noreset_Q + ); + count_2_tsimcreated_prld_Q_190 : X_OR2 + port map ( + I0 => count_2_RSTF, + I1 => PRLD, + O => count_2_tsimcreated_prld_Q + ); + count_2_REG : X_FF + port map ( + I => count_2_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_2_tsimcreated_set_and_noreset_Q, + RST => count_2_tsimcreated_prld_Q, + O => count_2_Q + ); + count_2_D_191 : X_XOR2 + port map ( + I0 => count_2_D1, + I1 => count_2_D2, + O => count_2_D + ); + count_2_D1_192 : X_ZERO + port map ( + O => count_2_D1 + ); + count_2_D2_PT_0_193 : X_AND2 + port map ( + I0 => count_0_EXP, + I1 => count_0_EXP, + O => count_2_D2_PT_0 + ); + count_2_D2_PT_1_194 : X_AND4 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_2_D2_PT_1_IN1, + I2 => NlwInverterSignal_count_2_D2_PT_1_IN2, + I3 => CLK_SCALE(2), + O => count_2_D2_PT_1 + ); + count_2_D2_PT_2_195 : X_AND4 + port map ( + I0 => NlwInverterSignal_count_2_D2_PT_2_IN0, + I1 => NlwInverterSignal_count_2_D2_PT_2_IN1, + I2 => NlwInverterSignal_count_2_D2_PT_2_IN2, + I3 => NlwInverterSignal_count_2_D2_PT_2_IN3, + O => count_2_D2_PT_2 + ); + count_2_D2_PT_3_196 : X_AND7 + port map ( + I0 => NlwInverterSignal_count_2_D2_PT_3_IN0, + I1 => NlwInverterSignal_count_2_D2_PT_3_IN1, + I2 => NlwInverterSignal_count_2_D2_PT_3_IN2, + I3 => NlwInverterSignal_count_2_D2_PT_3_IN3, + I4 => NlwInverterSignal_count_2_D2_PT_3_IN4, + I5 => NlwInverterSignal_count_2_D2_PT_3_IN5, + I6 => CLK_SCALE(2), + O => count_2_D2_PT_3 + ); + count_2_D2_197 : X_OR4 + port map ( + I0 => count_2_D2_PT_0, + I1 => count_2_D2_PT_1, + I2 => count_2_D2_PT_2, + I3 => count_2_D2_PT_3, + O => count_2_D2 + ); + count_2_SETF_198 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => CLK_SCALE(2), + O => count_2_SETF + ); + count_2_RSTF_199 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_2_RSTF_IN1, + O => count_2_RSTF + ); + count_3_Q_200 : X_BUF + port map ( + I => count_3_Q, + O => count(3) + ); + count_3_tsimcreated_xor_Q_201 : X_XOR2 + port map ( + I0 => count_3_D, + I1 => count_3_Q, + O => count_3_tsimcreated_xor_Q + ); + count_3_tsimcreated_set_and_noreset_Q_202 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_3_tsimcreated_set_and_noreset_IN0, + I1 => count_3_SETF, + O => count_3_tsimcreated_set_and_noreset_Q + ); + count_3_tsimcreated_prld_Q_203 : X_OR2 + port map ( + I0 => count_3_RSTF, + I1 => PRLD, + O => count_3_tsimcreated_prld_Q + ); + count_3_REG : X_FF + port map ( + I => count_3_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_3_tsimcreated_set_and_noreset_Q, + RST => count_3_tsimcreated_prld_Q, + O => count_3_Q + ); + count_3_D_204 : X_XOR2 + port map ( + I0 => count_3_D1, + I1 => count_3_D2, + O => count_3_D + ); + count_3_D1_205 : X_ZERO + port map ( + O => count_3_D1 + ); + count_3_D2_PT_0_206 : X_AND2 + port map ( + I0 => count_4_EXP, + I1 => count_4_EXP, + O => count_3_D2_PT_0 + ); + count_3_D2_PT_1_207 : X_AND4 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_3_D2_PT_1_IN1, + I2 => NlwInverterSignal_count_3_D2_PT_1_IN2, + I3 => CLK_SCALE(3), + O => count_3_D2_PT_1 + ); + count_3_D2_PT_2_208 : X_AND5 + port map ( + I0 => NlwInverterSignal_count_3_D2_PT_2_IN0, + I1 => NlwInverterSignal_count_3_D2_PT_2_IN1, + I2 => NlwInverterSignal_count_3_D2_PT_2_IN2, + I3 => NlwInverterSignal_count_3_D2_PT_2_IN3, + I4 => NlwInverterSignal_count_3_D2_PT_2_IN4, + O => count_3_D2_PT_2 + ); + count_3_D2_PT_3_209 : X_AND7 + port map ( + I0 => NlwInverterSignal_count_3_D2_PT_3_IN0, + I1 => NlwInverterSignal_count_3_D2_PT_3_IN1, + I2 => NlwInverterSignal_count_3_D2_PT_3_IN2, + I3 => NlwInverterSignal_count_3_D2_PT_3_IN3, + I4 => NlwInverterSignal_count_3_D2_PT_3_IN4, + I5 => NlwInverterSignal_count_3_D2_PT_3_IN5, + I6 => CLK_SCALE(3), + O => count_3_D2_PT_3 + ); + count_3_D2_210 : X_OR4 + port map ( + I0 => count_3_D2_PT_0, + I1 => count_3_D2_PT_1, + I2 => count_3_D2_PT_2, + I3 => count_3_D2_PT_3, + O => count_3_D2 + ); + count_3_SETF_211 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => CLK_SCALE(3), + O => count_3_SETF + ); + count_3_RSTF_212 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_3_RSTF_IN1, + O => count_3_RSTF + ); + SHIFT_CNT_4_Q_213 : X_BUF + port map ( + I => SHIFT_CNT_4_Q, + O => SHIFT_CNT(4) + ); + SHIFT_CNT_4_tsimcreated_xor_Q_214 : X_XOR2 + port map ( + I0 => SHIFT_CNT_4_D, + I1 => SHIFT_CNT_4_Q, + O => SHIFT_CNT_4_tsimcreated_xor_Q + ); + SHIFT_CNT_4_tsimcreated_set_and_noreset_Q_215 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_4_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_CNT_4_SETF, + O => SHIFT_CNT_4_tsimcreated_set_and_noreset_Q + ); + SHIFT_CNT_4_tsimcreated_prld_Q_216 : X_OR2 + port map ( + I0 => SHIFT_CNT_4_RSTF, + I1 => PRLD, + O => SHIFT_CNT_4_tsimcreated_prld_Q + ); + SHIFT_CNT_4_REG : X_FF + port map ( + I => SHIFT_CNT_4_tsimcreated_xor_Q, + CE => Vcc, + CLK => SHIFT_CNT_4_CLKF, + SET => SHIFT_CNT_4_tsimcreated_set_and_noreset_Q, + RST => SHIFT_CNT_4_tsimcreated_prld_Q, + O => SHIFT_CNT_4_Q + ); + SHIFT_CNT_4_D_217 : X_XOR2 + port map ( + I0 => SHIFT_CNT_4_D1, + I1 => SHIFT_CNT_4_D2, + O => SHIFT_CNT_4_D + ); + SHIFT_CNT_4_D1_218 : X_ZERO + port map ( + O => SHIFT_CNT_4_D1 + ); + SHIFT_CNT_4_D2_PT_0_219 : X_AND2 + port map ( + I0 => SHIFT_CNT_0_EXP, + I1 => SHIFT_CNT_0_EXP, + O => SHIFT_CNT_4_D2_PT_0 + ); + SHIFT_CNT_4_D2_PT_1_220 : X_AND7 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN0, + I1 => buf_depth(0), + I2 => NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN2, + I3 => NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN3, + I4 => NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN4, + I5 => NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN5, + I6 => SHIFT_EN, + O => SHIFT_CNT_4_D2_PT_1 + ); + SHIFT_CNT_4_D2_PT_2_221 : X_AND7 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN0, + I1 => buf_depth(1), + I2 => NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN2, + I3 => NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN3, + I4 => NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN4, + I5 => NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN5, + I6 => SHIFT_EN, + O => SHIFT_CNT_4_D2_PT_2 + ); + SHIFT_CNT_4_D2_222 : X_OR3 + port map ( + I0 => SHIFT_CNT_4_D2_PT_0, + I1 => SHIFT_CNT_4_D2_PT_1, + I2 => SHIFT_CNT_4_D2_PT_2, + O => SHIFT_CNT_4_D2 + ); + SHIFT_CNT_4_CLKF_223 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_CNT_4_CLKF_IN0, + I1 => NlwInverterSignal_SHIFT_CNT_4_CLKF_IN1, + O => SHIFT_CNT_4_CLKF + ); + SHIFT_CNT_4_SETF_224 : X_AND2 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_SHIFT_CNT_4_SETF_IN1, + O => SHIFT_CNT_4_SETF + ); + SHIFT_CNT_4_RSTF_225 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => SHIFT_CNT_4_RSTF + ); + count_5_Q_226 : X_BUF + port map ( + I => count_5_Q, + O => count(5) + ); + count_5_EXP_227 : X_BUF + port map ( + I => count_5_EXP_tsimrenamed_net_Q, + O => count_5_EXP + ); + count_5_tsimcreated_xor_Q_228 : X_XOR2 + port map ( + I0 => count_5_D, + I1 => count_5_Q, + O => count_5_tsimcreated_xor_Q + ); + count_5_tsimcreated_set_and_noreset_Q_229 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_5_tsimcreated_set_and_noreset_IN0, + I1 => count_5_SETF, + O => count_5_tsimcreated_set_and_noreset_Q + ); + count_5_tsimcreated_prld_Q_230 : X_OR2 + port map ( + I0 => count_5_RSTF, + I1 => PRLD, + O => count_5_tsimcreated_prld_Q + ); + count_5_REG : X_FF + port map ( + I => count_5_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => count_5_tsimcreated_set_and_noreset_Q, + RST => count_5_tsimcreated_prld_Q, + O => count_5_Q + ); + count_5_D_231 : X_XOR2 + port map ( + I0 => count_5_D1, + I1 => count_5_D2, + O => count_5_D + ); + count_5_D1_232 : X_ZERO + port map ( + O => count_5_D1 + ); + count_5_D2_PT_0_233 : X_AND2 + port map ( + I0 => CLK_SCALE_2_EXP, + I1 => CLK_SCALE_2_EXP, + O => count_5_D2_PT_0 + ); + count_5_D2_PT_1_234 : X_AND4 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_5_D2_PT_1_IN1, + I2 => count(5), + I3 => NlwInverterSignal_count_5_D2_PT_1_IN3, + O => count_5_D2_PT_1 + ); + count_5_D2_PT_2_235 : X_AND4 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_5_D2_PT_2_IN1, + I2 => NlwInverterSignal_count_5_D2_PT_2_IN2, + I3 => CLK_SCALE(5), + O => count_5_D2_PT_2 + ); + count_5_D2_236 : X_OR3 + port map ( + I0 => count_5_D2_PT_0, + I1 => count_5_D2_PT_1, + I2 => count_5_D2_PT_2, + O => count_5_D2 + ); + count_5_SETF_237 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => CLK_SCALE(5), + O => count_5_SETF + ); + count_5_RSTF_238 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_count_5_RSTF_IN1, + O => count_5_RSTF + ); + count_5_EXP_tsimrenamed_net_Q_239 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN0, + I1 => CLK_SCALE(0), + O => count_5_EXP_tsimrenamed_net_Q + ); + writeBufId_0_Q_240 : X_BUF + port map ( + I => writeBufId_0_Q, + O => writeBufId(0) + ); + writeBufId_0_tsimcreated_prld_Q_241 : X_OR2 + port map ( + I0 => writeBufId_0_RSTF, + I1 => PRLD, + O => writeBufId_0_tsimcreated_prld_Q + ); + writeBufId_0_REG : X_FF + port map ( + I => writeBufId_0_D, + CE => writeBufId_0_CE, + CLK => writeBufId_0_CLKF, + SET => Gnd, + RST => writeBufId_0_tsimcreated_prld_Q, + O => writeBufId_0_Q + ); + writeBufId_0_D_242 : X_XOR2 + port map ( + I0 => writeBufId_0_D1, + I1 => writeBufId_0_D2, + O => writeBufId_0_D + ); + writeBufId_0_D1_243 : X_ZERO + port map ( + O => writeBufId_0_D1 + ); + writeBufId_0_D2_PT_0_244 : X_AND2 + port map ( + I0 => buf_depth(0), + I1 => tempID(0), + O => writeBufId_0_D2_PT_0 + ); + writeBufId_0_D2_PT_1_245 : X_AND2 + port map ( + I0 => buf_depth(1), + I1 => tempID(0), + O => writeBufId_0_D2_PT_1 + ); + writeBufId_0_D2_246 : X_OR2 + port map ( + I0 => writeBufId_0_D2_PT_0, + I1 => writeBufId_0_D2_PT_1, + O => writeBufId_0_D2 + ); + writeBufId_0_CLKF_247 : X_AND2 + port map ( + I0 => NlwInverterSignal_writeBufId_0_CLKF_IN0, + I1 => NlwInverterSignal_writeBufId_0_CLKF_IN1, + O => writeBufId_0_CLKF + ); + writeBufId_0_RSTF_248 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => writeBufId_0_RSTF + ); + writeBufId_0_CE_249 : X_AND7 + port map ( + I0 => NlwInverterSignal_writeBufId_0_CE_IN0, + I1 => NlwInverterSignal_writeBufId_0_CE_IN1, + I2 => NlwInverterSignal_writeBufId_0_CE_IN2, + I3 => NlwInverterSignal_writeBufId_0_CE_IN3, + I4 => NlwInverterSignal_writeBufId_0_CE_IN4, + I5 => NlwInverterSignal_writeBufId_0_CE_IN5, + I6 => SHIFT_EN, + O => writeBufId_0_CE + ); + CLK_SCALE_0_Q_250 : X_BUF + port map ( + I => CLK_SCALE_0_Q, + O => CLK_SCALE(0) + ); + CLK_SCALE_0_EXP_251 : X_BUF + port map ( + I => CLK_SCALE_0_EXP_tsimrenamed_net_Q, + O => CLK_SCALE_0_EXP + ); + CLK_SCALE_0_Q_252 : X_BUF + port map ( + I => CLK_SCALE_0_D, + O => CLK_SCALE_0_Q + ); + CLK_SCALE_0_D_253 : X_XOR2 + port map ( + I0 => CLK_SCALE_0_D1, + I1 => CLK_SCALE_0_D2, + O => CLK_SCALE_0_D + ); + CLK_SCALE_0_D1_254 : X_ZERO + port map ( + O => CLK_SCALE_0_D1 + ); + CLK_SCALE_0_D2_PT_0_255 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => CLK_SCALE_0_D2_PT_0 + ); + CLK_SCALE_0_D2_PT_1_256 : X_AND2 + port map ( + I0 => count_5_EXP, + I1 => count_5_EXP, + O => CLK_SCALE_0_D2_PT_1 + ); + CLK_SCALE_0_D2_PT_2_257 : X_AND2 + port map ( + I0 => LOAD_PRESCALER_IBUF, + I1 => CCLK_PRESCALER_0_IBUF, + O => CLK_SCALE_0_D2_PT_2 + ); + CLK_SCALE_0_D2_PT_3_258 : X_AND2 + port map ( + I0 => CLK_SCALE(0), + I1 => CCLK_PRESCALER_0_IBUF, + O => CLK_SCALE_0_D2_PT_3 + ); + CLK_SCALE_0_D2_259 : X_OR4 + port map ( + I0 => CLK_SCALE_0_D2_PT_0, + I1 => CLK_SCALE_0_D2_PT_1, + I2 => CLK_SCALE_0_D2_PT_2, + I3 => CLK_SCALE_0_D2_PT_3, + O => CLK_SCALE_0_D2 + ); + CLK_SCALE_0_EXP_PT_0_260 : X_AND4 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_CLK_SCALE_0_EXP_PT_0_IN1, + I2 => count(4), + I3 => NlwInverterSignal_CLK_SCALE_0_EXP_PT_0_IN3, + O => CLK_SCALE_0_EXP_PT_0 + ); + CLK_SCALE_0_EXP_PT_1_261 : X_AND4 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_CLK_SCALE_0_EXP_PT_1_IN1, + I2 => NlwInverterSignal_CLK_SCALE_0_EXP_PT_1_IN2, + I3 => CLK_SCALE(4), + O => CLK_SCALE_0_EXP_PT_1 + ); + CLK_SCALE_0_EXP_tsimrenamed_net_Q_262 : X_OR2 + port map ( + I0 => CLK_SCALE_0_EXP_PT_0, + I1 => CLK_SCALE_0_EXP_PT_1, + O => CLK_SCALE_0_EXP_tsimrenamed_net_Q + ); + REG_0_0_263 : X_BUF + port map ( + I => REG_0_0_Q, + O => REG_0_0 + ); + REG_0_0_EXP_264 : X_BUF + port map ( + I => REG_0_0_EXP_tsimrenamed_net_Q, + O => REG_0_0_EXP + ); + REG_0_0_tsimcreated_xor_Q_265 : X_XOR2 + port map ( + I0 => REG_0_0_D, + I1 => REG_0_0_Q, + O => REG_0_0_tsimcreated_xor_Q + ); + REG_0_0_tsimcreated_set_and_noreset_Q_266 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_0_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_0_SETF, + O => REG_0_0_tsimcreated_set_and_noreset_Q + ); + REG_0_0_tsimcreated_prld_Q_267 : X_OR2 + port map ( + I0 => REG_0_0_RSTF, + I1 => PRLD, + O => REG_0_0_tsimcreated_prld_Q + ); + REG_0_0_REG : X_FF + port map ( + I => REG_0_0_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_0_CLKF, + SET => REG_0_0_tsimcreated_set_and_noreset_Q, + RST => REG_0_0_tsimcreated_prld_Q, + O => REG_0_0_Q + ); + REG_0_0_D_268 : X_XOR2 + port map ( + I0 => REG_0_0_D1, + I1 => REG_0_0_D2, + O => REG_0_0_D + ); + REG_0_0_D1_269 : X_ZERO + port map ( + O => REG_0_0_D1 + ); + REG_0_0_D2_270 : X_AND2 + port map ( + I0 => EXP22_EXP, + I1 => EXP22_EXP, + O => REG_0_0_D2 + ); + REG_0_0_CLKF_271 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_0_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_0_CLKF_IN1, + O => REG_0_0_CLKF + ); + REG_0_0_SETF_272 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_0_SETF_IN1, + I2 => DIN_0_IBUF, + O => REG_0_0_SETF + ); + REG_0_0_RSTF_273 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_0_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_0_RSTF_IN2, + O => REG_0_0_RSTF + ); + REG_0_0_EXP_PT_0_274 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_0_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_0_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_0_EXP_PT_0_IN4, + I5 => REG_0_4, + I6 => NlwInverterSignal_REG_0_0_EXP_PT_0_IN6, + O => REG_0_0_EXP_PT_0 + ); + REG_0_0_EXP_PT_1_275 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_0_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_0_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_0_EXP_PT_1_IN4, + I5 => NlwInverterSignal_REG_0_0_EXP_PT_1_IN5, + I6 => DIN_4_IBUF, + O => REG_0_0_EXP_PT_1 + ); + REG_0_0_EXP_tsimrenamed_net_Q_276 : X_OR2 + port map ( + I0 => REG_0_0_EXP_PT_0, + I1 => REG_0_0_EXP_PT_1, + O => REG_0_0_EXP_tsimrenamed_net_Q + ); + REG_0_1_277 : X_BUF + port map ( + I => REG_0_1_Q, + O => REG_0_1 + ); + REG_0_1_tsimcreated_xor_Q_278 : X_XOR2 + port map ( + I0 => REG_0_1_D, + I1 => REG_0_1_Q, + O => REG_0_1_tsimcreated_xor_Q + ); + REG_0_1_tsimcreated_set_and_noreset_Q_279 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_1_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_1_SETF, + O => REG_0_1_tsimcreated_set_and_noreset_Q + ); + REG_0_1_tsimcreated_prld_Q_280 : X_OR2 + port map ( + I0 => REG_0_1_RSTF, + I1 => PRLD, + O => REG_0_1_tsimcreated_prld_Q + ); + REG_0_1_REG : X_FF + port map ( + I => REG_0_1_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_1_CLKF, + SET => REG_0_1_tsimcreated_set_and_noreset_Q, + RST => REG_0_1_tsimcreated_prld_Q, + O => REG_0_1_Q + ); + REG_0_1_D_281 : X_XOR2 + port map ( + I0 => REG_0_1_D1, + I1 => REG_0_1_D2, + O => REG_0_1_D + ); + REG_0_1_D1_282 : X_ZERO + port map ( + O => REG_0_1_D1 + ); + REG_0_1_D2_PT_0_283 : X_AND2 + port map ( + I0 => EXP18_EXP, + I1 => EXP18_EXP, + O => REG_0_1_D2_PT_0 + ); + REG_0_1_D2_PT_1_284 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_1_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_1_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_1_D2_PT_1_IN3, + I4 => REG_0_0, + I5 => NlwInverterSignal_REG_0_1_D2_PT_1_IN5, + O => REG_0_1_D2_PT_1 + ); + REG_0_1_D2_PT_2_285 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_1_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_1_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_1_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_1_D2_PT_2_IN4, + I5 => REG_0_1, + O => REG_0_1_D2_PT_2 + ); + REG_0_1_D2_286 : X_OR3 + port map ( + I0 => REG_0_1_D2_PT_0, + I1 => REG_0_1_D2_PT_1, + I2 => REG_0_1_D2_PT_2, + O => REG_0_1_D2 + ); + REG_0_1_CLKF_287 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_1_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_1_CLKF_IN1, + O => REG_0_1_CLKF + ); + REG_0_1_SETF_288 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_1_SETF_IN1, + I2 => DIN_1_IBUF, + O => REG_0_1_SETF + ); + REG_0_1_RSTF_289 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_1_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_1_RSTF_IN2, + O => REG_0_1_RSTF + ); + REG_0_10_290 : X_BUF + port map ( + I => REG_0_10_Q, + O => REG_0_10 + ); + REG_0_10_tsimcreated_xor_Q_291 : X_XOR2 + port map ( + I0 => REG_0_10_D, + I1 => REG_0_10_Q, + O => REG_0_10_tsimcreated_xor_Q + ); + REG_0_10_tsimcreated_set_and_noreset_Q_292 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_10_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_10_SETF, + O => REG_0_10_tsimcreated_set_and_noreset_Q + ); + REG_0_10_tsimcreated_prld_Q_293 : X_OR2 + port map ( + I0 => REG_0_10_RSTF, + I1 => PRLD, + O => REG_0_10_tsimcreated_prld_Q + ); + REG_0_10_REG : X_FF + port map ( + I => REG_0_10_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_10_CLKF, + SET => REG_0_10_tsimcreated_set_and_noreset_Q, + RST => REG_0_10_tsimcreated_prld_Q, + O => REG_0_10_Q + ); + REG_0_10_D_294 : X_XOR2 + port map ( + I0 => REG_0_10_D1, + I1 => REG_0_10_D2, + O => REG_0_10_D + ); + REG_0_10_D1_295 : X_ZERO + port map ( + O => REG_0_10_D1 + ); + REG_0_10_D2_PT_0_296 : X_AND2 + port map ( + I0 => EXP65_EXP, + I1 => EXP65_EXP, + O => REG_0_10_D2_PT_0 + ); + REG_0_10_D2_PT_1_297 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_10_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_10_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_10_D2_PT_1_IN3, + I4 => REG_0_10, + I5 => NlwInverterSignal_REG_0_10_D2_PT_1_IN5, + O => REG_0_10_D2_PT_1 + ); + REG_0_10_D2_PT_2_298 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_10_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_10_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_10_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_10_D2_PT_2_IN4, + I5 => REG_0_9, + O => REG_0_10_D2_PT_2 + ); + REG_0_10_D2_299 : X_OR3 + port map ( + I0 => REG_0_10_D2_PT_0, + I1 => REG_0_10_D2_PT_1, + I2 => REG_0_10_D2_PT_2, + O => REG_0_10_D2 + ); + REG_0_10_CLKF_300 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_10_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_10_CLKF_IN1, + O => REG_0_10_CLKF + ); + REG_0_10_SETF_301 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_10_SETF_IN1, + I2 => DIN_10_IBUF, + O => REG_0_10_SETF + ); + REG_0_10_RSTF_302 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_10_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_10_RSTF_IN2, + O => REG_0_10_RSTF + ); + REG_0_11_303 : X_BUF + port map ( + I => REG_0_11_Q, + O => REG_0_11 + ); + REG_0_11_tsimcreated_xor_Q_304 : X_XOR2 + port map ( + I0 => REG_0_11_D, + I1 => REG_0_11_Q, + O => REG_0_11_tsimcreated_xor_Q + ); + REG_0_11_tsimcreated_set_and_noreset_Q_305 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_11_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_11_SETF, + O => REG_0_11_tsimcreated_set_and_noreset_Q + ); + REG_0_11_tsimcreated_prld_Q_306 : X_OR2 + port map ( + I0 => REG_0_11_RSTF, + I1 => PRLD, + O => REG_0_11_tsimcreated_prld_Q + ); + REG_0_11_REG : X_FF + port map ( + I => REG_0_11_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_11_CLKF, + SET => REG_0_11_tsimcreated_set_and_noreset_Q, + RST => REG_0_11_tsimcreated_prld_Q, + O => REG_0_11_Q + ); + REG_0_11_D_307 : X_XOR2 + port map ( + I0 => REG_0_11_D1, + I1 => REG_0_11_D2, + O => REG_0_11_D + ); + REG_0_11_D1_308 : X_ZERO + port map ( + O => REG_0_11_D1 + ); + REG_0_11_D2_PT_0_309 : X_AND2 + port map ( + I0 => SHIFT_EN_EXP, + I1 => SHIFT_EN_EXP, + O => REG_0_11_D2_PT_0 + ); + REG_0_11_D2_PT_1_310 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_11_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_11_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_11_D2_PT_1_IN3, + I4 => REG_0_10, + I5 => NlwInverterSignal_REG_0_11_D2_PT_1_IN5, + O => REG_0_11_D2_PT_1 + ); + REG_0_11_D2_PT_2_311 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_11_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_11_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_11_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_11_D2_PT_2_IN4, + I5 => REG_0_11, + O => REG_0_11_D2_PT_2 + ); + REG_0_11_D2_312 : X_OR3 + port map ( + I0 => REG_0_11_D2_PT_0, + I1 => REG_0_11_D2_PT_1, + I2 => REG_0_11_D2_PT_2, + O => REG_0_11_D2 + ); + REG_0_11_CLKF_313 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_11_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_11_CLKF_IN1, + O => REG_0_11_CLKF + ); + REG_0_11_SETF_314 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_11_SETF_IN1, + I2 => DIN_11_IBUF, + O => REG_0_11_SETF + ); + REG_0_11_RSTF_315 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_11_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_11_RSTF_IN2, + O => REG_0_11_RSTF + ); + REG_0_12_316 : X_BUF + port map ( + I => REG_0_12_Q, + O => REG_0_12 + ); + REG_0_12_tsimcreated_xor_Q_317 : X_XOR2 + port map ( + I0 => REG_0_12_D, + I1 => REG_0_12_Q, + O => REG_0_12_tsimcreated_xor_Q + ); + REG_0_12_tsimcreated_set_and_noreset_Q_318 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_12_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_12_SETF, + O => REG_0_12_tsimcreated_set_and_noreset_Q + ); + REG_0_12_tsimcreated_prld_Q_319 : X_OR2 + port map ( + I0 => REG_0_12_RSTF, + I1 => PRLD, + O => REG_0_12_tsimcreated_prld_Q + ); + REG_0_12_REG : X_FF + port map ( + I => REG_0_12_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_12_CLKF, + SET => REG_0_12_tsimcreated_set_and_noreset_Q, + RST => REG_0_12_tsimcreated_prld_Q, + O => REG_0_12_Q + ); + REG_0_12_D_320 : X_XOR2 + port map ( + I0 => REG_0_12_D1, + I1 => REG_0_12_D2, + O => REG_0_12_D + ); + REG_0_12_D1_321 : X_ZERO + port map ( + O => REG_0_12_D1 + ); + REG_0_12_D2_PT_0_322 : X_AND2 + port map ( + I0 => REG_0_13_EXP, + I1 => REG_0_13_EXP, + O => REG_0_12_D2_PT_0 + ); + REG_0_12_D2_PT_1_323 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_12_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_12_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_12_D2_PT_1_IN3, + I4 => REG_0_11, + I5 => NlwInverterSignal_REG_0_12_D2_PT_1_IN5, + O => REG_0_12_D2_PT_1 + ); + REG_0_12_D2_PT_2_324 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_12_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_12_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_12_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_12_D2_PT_2_IN4, + I5 => REG_0_12, + O => REG_0_12_D2_PT_2 + ); + REG_0_12_D2_325 : X_OR3 + port map ( + I0 => REG_0_12_D2_PT_0, + I1 => REG_0_12_D2_PT_1, + I2 => REG_0_12_D2_PT_2, + O => REG_0_12_D2 + ); + REG_0_12_CLKF_326 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_12_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_12_CLKF_IN1, + O => REG_0_12_CLKF + ); + REG_0_12_SETF_327 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_12_SETF_IN1, + I2 => DIN_12_IBUF, + O => REG_0_12_SETF + ); + REG_0_12_RSTF_328 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_12_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_12_RSTF_IN2, + O => REG_0_12_RSTF + ); + REG_0_13_329 : X_BUF + port map ( + I => REG_0_13_Q, + O => REG_0_13 + ); + REG_0_13_EXP_330 : X_BUF + port map ( + I => REG_0_13_EXP_tsimrenamed_net_Q, + O => REG_0_13_EXP + ); + REG_0_13_tsimcreated_xor_Q_331 : X_XOR2 + port map ( + I0 => REG_0_13_D, + I1 => REG_0_13_Q, + O => REG_0_13_tsimcreated_xor_Q + ); + REG_0_13_tsimcreated_set_and_noreset_Q_332 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_13_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_13_SETF, + O => REG_0_13_tsimcreated_set_and_noreset_Q + ); + REG_0_13_tsimcreated_prld_Q_333 : X_OR2 + port map ( + I0 => REG_0_13_RSTF, + I1 => PRLD, + O => REG_0_13_tsimcreated_prld_Q + ); + REG_0_13_REG : X_FF + port map ( + I => REG_0_13_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_13_CLKF, + SET => REG_0_13_tsimcreated_set_and_noreset_Q, + RST => REG_0_13_tsimcreated_prld_Q, + O => REG_0_13_Q + ); + REG_0_13_D_334 : X_XOR2 + port map ( + I0 => REG_0_13_D1, + I1 => REG_0_13_D2, + O => REG_0_13_D + ); + REG_0_13_D1_335 : X_ZERO + port map ( + O => REG_0_13_D1 + ); + REG_0_13_D2_336 : X_AND2 + port map ( + I0 => CCLK_OBUF_EXP, + I1 => CCLK_OBUF_EXP, + O => REG_0_13_D2 + ); + REG_0_13_CLKF_337 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_13_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_13_CLKF_IN1, + O => REG_0_13_CLKF + ); + REG_0_13_SETF_338 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_13_SETF_IN1, + I2 => DIN_13_IBUF, + O => REG_0_13_SETF + ); + REG_0_13_RSTF_339 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_13_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_13_RSTF_IN2, + O => REG_0_13_RSTF + ); + REG_0_13_EXP_PT_0_340 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_13_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_13_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_13_EXP_PT_0_IN4, + I5 => DIN_12_IBUF, + I6 => NlwInverterSignal_REG_0_13_EXP_PT_0_IN6, + O => REG_0_13_EXP_PT_0 + ); + REG_0_13_EXP_PT_1_341 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_13_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_13_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_13_EXP_PT_1_IN4, + I5 => NlwInverterSignal_REG_0_13_EXP_PT_1_IN5, + I6 => REG_0_12, + O => REG_0_13_EXP_PT_1 + ); + REG_0_13_EXP_tsimrenamed_net_Q_342 : X_OR2 + port map ( + I0 => REG_0_13_EXP_PT_0, + I1 => REG_0_13_EXP_PT_1, + O => REG_0_13_EXP_tsimrenamed_net_Q + ); + REG_0_14_343 : X_BUF + port map ( + I => REG_0_14_Q, + O => REG_0_14 + ); + REG_0_14_tsimcreated_xor_Q_344 : X_XOR2 + port map ( + I0 => REG_0_14_D, + I1 => REG_0_14_Q, + O => REG_0_14_tsimcreated_xor_Q + ); + REG_0_14_tsimcreated_set_and_noreset_Q_345 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_14_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_14_SETF, + O => REG_0_14_tsimcreated_set_and_noreset_Q + ); + REG_0_14_tsimcreated_prld_Q_346 : X_OR2 + port map ( + I0 => REG_0_14_RSTF, + I1 => PRLD, + O => REG_0_14_tsimcreated_prld_Q + ); + REG_0_14_REG : X_FF + port map ( + I => REG_0_14_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_14_CLKF, + SET => REG_0_14_tsimcreated_set_and_noreset_Q, + RST => REG_0_14_tsimcreated_prld_Q, + O => REG_0_14_Q + ); + REG_0_14_D_347 : X_XOR2 + port map ( + I0 => REG_0_14_D1, + I1 => REG_0_14_D2, + O => REG_0_14_D + ); + REG_0_14_D1_348 : X_ZERO + port map ( + O => REG_0_14_D1 + ); + REG_0_14_D2_PT_0_349 : X_AND2 + port map ( + I0 => EXP66_EXP, + I1 => EXP66_EXP, + O => REG_0_14_D2_PT_0 + ); + REG_0_14_D2_PT_1_350 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_14_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_14_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_14_D2_PT_1_IN3, + I4 => REG_0_13, + I5 => NlwInverterSignal_REG_0_14_D2_PT_1_IN5, + O => REG_0_14_D2_PT_1 + ); + REG_0_14_D2_PT_2_351 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_14_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_14_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_14_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_14_D2_PT_2_IN4, + I5 => REG_0_14, + O => REG_0_14_D2_PT_2 + ); + REG_0_14_D2_352 : X_OR3 + port map ( + I0 => REG_0_14_D2_PT_0, + I1 => REG_0_14_D2_PT_1, + I2 => REG_0_14_D2_PT_2, + O => REG_0_14_D2 + ); + REG_0_14_CLKF_353 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_14_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_14_CLKF_IN1, + O => REG_0_14_CLKF + ); + REG_0_14_SETF_354 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_14_SETF_IN1, + I2 => DIN_14_IBUF, + O => REG_0_14_SETF + ); + REG_0_14_RSTF_355 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_14_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_14_RSTF_IN2, + O => REG_0_14_RSTF + ); + REG_0_15_356 : X_BUF + port map ( + I => REG_0_15_Q, + O => REG_0_15 + ); + REG_0_15_EXP_357 : X_BUF + port map ( + I => REG_0_15_EXP_tsimrenamed_net_Q, + O => REG_0_15_EXP + ); + REG_0_15_tsimcreated_xor_Q_358 : X_XOR2 + port map ( + I0 => REG_0_15_D, + I1 => REG_0_15_Q, + O => REG_0_15_tsimcreated_xor_Q + ); + REG_0_15_tsimcreated_set_and_noreset_Q_359 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_15_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_15_SETF, + O => REG_0_15_tsimcreated_set_and_noreset_Q + ); + REG_0_15_tsimcreated_prld_Q_360 : X_OR2 + port map ( + I0 => REG_0_15_RSTF, + I1 => PRLD, + O => REG_0_15_tsimcreated_prld_Q + ); + REG_0_15_REG : X_FF + port map ( + I => REG_0_15_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_15_CLKF, + SET => REG_0_15_tsimcreated_set_and_noreset_Q, + RST => REG_0_15_tsimcreated_prld_Q, + O => REG_0_15_Q + ); + REG_0_15_D_361 : X_XOR2 + port map ( + I0 => REG_0_15_D1, + I1 => REG_0_15_D2, + O => REG_0_15_D + ); + REG_0_15_D1_362 : X_ZERO + port map ( + O => REG_0_15_D1 + ); + REG_0_15_D2_PT_0_363 : X_AND2 + port map ( + I0 => EXP30_EXP, + I1 => EXP30_EXP, + O => REG_0_15_D2_PT_0 + ); + REG_0_15_D2_PT_1_364 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_15_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_15_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_15_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_0_15_D2_PT_1_IN4, + I5 => REG_0_15, + O => REG_0_15_D2_PT_1 + ); + REG_0_15_D2_365 : X_OR2 + port map ( + I0 => REG_0_15_D2_PT_0, + I1 => REG_0_15_D2_PT_1, + O => REG_0_15_D2 + ); + REG_0_15_CLKF_366 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_15_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_15_CLKF_IN1, + O => REG_0_15_CLKF + ); + REG_0_15_SETF_367 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_15_SETF_IN1, + I2 => DIN_15_IBUF, + O => REG_0_15_SETF + ); + REG_0_15_RSTF_368 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_15_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_15_RSTF_IN2, + O => REG_0_15_RSTF + ); + REG_0_15_EXP_tsimrenamed_net_Q_369 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN4, + I5 => NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN5, + I6 => DIN_16_IBUF, + O => REG_0_15_EXP_tsimrenamed_net_Q + ); + REG_0_16_370 : X_BUF + port map ( + I => REG_0_16_Q, + O => REG_0_16 + ); + REG_0_16_tsimcreated_xor_Q_371 : X_XOR2 + port map ( + I0 => REG_0_16_D, + I1 => REG_0_16_Q, + O => REG_0_16_tsimcreated_xor_Q + ); + REG_0_16_tsimcreated_set_and_noreset_Q_372 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_16_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_16_SETF, + O => REG_0_16_tsimcreated_set_and_noreset_Q + ); + REG_0_16_tsimcreated_prld_Q_373 : X_OR2 + port map ( + I0 => REG_0_16_RSTF, + I1 => PRLD, + O => REG_0_16_tsimcreated_prld_Q + ); + REG_0_16_REG : X_FF + port map ( + I => REG_0_16_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_16_CLKF, + SET => REG_0_16_tsimcreated_set_and_noreset_Q, + RST => REG_0_16_tsimcreated_prld_Q, + O => REG_0_16_Q + ); + REG_0_16_D_374 : X_XOR2 + port map ( + I0 => REG_0_16_D1, + I1 => REG_0_16_D2, + O => REG_0_16_D + ); + REG_0_16_D1_375 : X_ZERO + port map ( + O => REG_0_16_D1 + ); + REG_0_16_D2_PT_0_376 : X_AND2 + port map ( + I0 => REG_0_15_EXP, + I1 => REG_0_15_EXP, + O => REG_0_16_D2_PT_0 + ); + REG_0_16_D2_PT_1_377 : X_AND2 + port map ( + I0 => REG_0_17_EXP, + I1 => REG_0_17_EXP, + O => REG_0_16_D2_PT_1 + ); + REG_0_16_D2_PT_2_378 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_16_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_16_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_16_D2_PT_2_IN3, + I4 => REG_0_15, + I5 => NlwInverterSignal_REG_0_16_D2_PT_2_IN5, + O => REG_0_16_D2_PT_2 + ); + REG_0_16_D2_PT_3_379 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_16_D2_PT_3_IN0, + I1 => NlwInverterSignal_REG_0_16_D2_PT_3_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_16_D2_PT_3_IN3, + I4 => NlwInverterSignal_REG_0_16_D2_PT_3_IN4, + I5 => REG_0_16, + O => REG_0_16_D2_PT_3 + ); + REG_0_16_D2_380 : X_OR4 + port map ( + I0 => REG_0_16_D2_PT_0, + I1 => REG_0_16_D2_PT_1, + I2 => REG_0_16_D2_PT_2, + I3 => REG_0_16_D2_PT_3, + O => REG_0_16_D2 + ); + REG_0_16_CLKF_381 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_16_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_16_CLKF_IN1, + O => REG_0_16_CLKF + ); + REG_0_16_SETF_382 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_16_SETF_IN1, + I2 => DIN_16_IBUF, + O => REG_0_16_SETF + ); + REG_0_16_RSTF_383 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_16_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_16_RSTF_IN2, + O => REG_0_16_RSTF + ); + REG_0_17_384 : X_BUF + port map ( + I => REG_0_17_Q, + O => REG_0_17 + ); + REG_0_17_EXP_385 : X_BUF + port map ( + I => REG_0_17_EXP_tsimrenamed_net_Q, + O => REG_0_17_EXP + ); + REG_0_17_tsimcreated_xor_Q_386 : X_XOR2 + port map ( + I0 => REG_0_17_D, + I1 => REG_0_17_Q, + O => REG_0_17_tsimcreated_xor_Q + ); + REG_0_17_tsimcreated_set_and_noreset_Q_387 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_17_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_17_SETF, + O => REG_0_17_tsimcreated_set_and_noreset_Q + ); + REG_0_17_tsimcreated_prld_Q_388 : X_OR2 + port map ( + I0 => REG_0_17_RSTF, + I1 => PRLD, + O => REG_0_17_tsimcreated_prld_Q + ); + REG_0_17_REG : X_FF + port map ( + I => REG_0_17_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_17_CLKF, + SET => REG_0_17_tsimcreated_set_and_noreset_Q, + RST => REG_0_17_tsimcreated_prld_Q, + O => REG_0_17_Q + ); + REG_0_17_D_389 : X_XOR2 + port map ( + I0 => REG_0_17_D1, + I1 => REG_0_17_D2, + O => REG_0_17_D + ); + REG_0_17_D1_390 : X_ZERO + port map ( + O => REG_0_17_D1 + ); + REG_0_17_D2_PT_0_391 : X_AND2 + port map ( + I0 => EXP29_EXP, + I1 => EXP29_EXP, + O => REG_0_17_D2_PT_0 + ); + REG_0_17_D2_PT_1_392 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_17_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_17_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_17_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_0_17_D2_PT_1_IN4, + I5 => REG_0_17, + O => REG_0_17_D2_PT_1 + ); + REG_0_17_D2_393 : X_OR2 + port map ( + I0 => REG_0_17_D2_PT_0, + I1 => REG_0_17_D2_PT_1, + O => REG_0_17_D2 + ); + REG_0_17_CLKF_394 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_17_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_17_CLKF_IN1, + O => REG_0_17_CLKF + ); + REG_0_17_SETF_395 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_17_SETF_IN1, + I2 => DIN_17_IBUF, + O => REG_0_17_SETF + ); + REG_0_17_RSTF_396 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_17_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_17_RSTF_IN2, + O => REG_0_17_RSTF + ); + REG_0_17_EXP_tsimrenamed_net_Q_397 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN4, + I5 => REG_0_16, + I6 => NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN6, + O => REG_0_17_EXP_tsimrenamed_net_Q + ); + REG_0_18_398 : X_BUF + port map ( + I => REG_0_18_Q, + O => REG_0_18 + ); + REG_0_18_tsimcreated_xor_Q_399 : X_XOR2 + port map ( + I0 => REG_0_18_D, + I1 => REG_0_18_Q, + O => REG_0_18_tsimcreated_xor_Q + ); + REG_0_18_tsimcreated_set_and_noreset_Q_400 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_18_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_18_SETF, + O => REG_0_18_tsimcreated_set_and_noreset_Q + ); + REG_0_18_tsimcreated_prld_Q_401 : X_OR2 + port map ( + I0 => REG_0_18_RSTF, + I1 => PRLD, + O => REG_0_18_tsimcreated_prld_Q + ); + REG_0_18_REG : X_FF + port map ( + I => REG_0_18_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_18_CLKF, + SET => REG_0_18_tsimcreated_set_and_noreset_Q, + RST => REG_0_18_tsimcreated_prld_Q, + O => REG_0_18_Q + ); + REG_0_18_D_402 : X_XOR2 + port map ( + I0 => REG_0_18_D1, + I1 => REG_0_18_D2, + O => REG_0_18_D + ); + REG_0_18_D1_403 : X_ZERO + port map ( + O => REG_0_18_D1 + ); + REG_0_18_D2_PT_0_404 : X_AND2 + port map ( + I0 => EXP32_EXP, + I1 => EXP32_EXP, + O => REG_0_18_D2_PT_0 + ); + REG_0_18_D2_PT_1_405 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_18_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_18_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_18_D2_PT_1_IN3, + I4 => REG_0_17, + I5 => NlwInverterSignal_REG_0_18_D2_PT_1_IN5, + O => REG_0_18_D2_PT_1 + ); + REG_0_18_D2_PT_2_406 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_18_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_18_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_18_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_18_D2_PT_2_IN4, + I5 => REG_0_18, + O => REG_0_18_D2_PT_2 + ); + REG_0_18_D2_407 : X_OR3 + port map ( + I0 => REG_0_18_D2_PT_0, + I1 => REG_0_18_D2_PT_1, + I2 => REG_0_18_D2_PT_2, + O => REG_0_18_D2 + ); + REG_0_18_CLKF_408 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_18_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_18_CLKF_IN1, + O => REG_0_18_CLKF + ); + REG_0_18_SETF_409 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_18_SETF_IN1, + I2 => DIN_18_IBUF, + O => REG_0_18_SETF + ); + REG_0_18_RSTF_410 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_18_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_18_RSTF_IN2, + O => REG_0_18_RSTF + ); + REG_0_19_411 : X_BUF + port map ( + I => REG_0_19_Q, + O => REG_0_19 + ); + REG_0_19_tsimcreated_xor_Q_412 : X_XOR2 + port map ( + I0 => REG_0_19_D, + I1 => REG_0_19_Q, + O => REG_0_19_tsimcreated_xor_Q + ); + REG_0_19_tsimcreated_set_and_noreset_Q_413 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_19_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_19_SETF, + O => REG_0_19_tsimcreated_set_and_noreset_Q + ); + REG_0_19_tsimcreated_prld_Q_414 : X_OR2 + port map ( + I0 => REG_0_19_RSTF, + I1 => PRLD, + O => REG_0_19_tsimcreated_prld_Q + ); + REG_0_19_REG : X_FF + port map ( + I => REG_0_19_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_19_CLKF, + SET => REG_0_19_tsimcreated_set_and_noreset_Q, + RST => REG_0_19_tsimcreated_prld_Q, + O => REG_0_19_Q + ); + REG_0_19_D_415 : X_XOR2 + port map ( + I0 => REG_0_19_D1, + I1 => REG_0_19_D2, + O => REG_0_19_D + ); + REG_0_19_D1_416 : X_ZERO + port map ( + O => REG_0_19_D1 + ); + REG_0_19_D2_PT_0_417 : X_AND2 + port map ( + I0 => state_0_EXP, + I1 => state_0_EXP, + O => REG_0_19_D2_PT_0 + ); + REG_0_19_D2_PT_1_418 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_19_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_19_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_19_D2_PT_1_IN3, + I4 => REG_0_18, + I5 => NlwInverterSignal_REG_0_19_D2_PT_1_IN5, + O => REG_0_19_D2_PT_1 + ); + REG_0_19_D2_PT_2_419 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_19_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_19_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_19_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_19_D2_PT_2_IN4, + I5 => REG_0_19, + O => REG_0_19_D2_PT_2 + ); + REG_0_19_D2_420 : X_OR3 + port map ( + I0 => REG_0_19_D2_PT_0, + I1 => REG_0_19_D2_PT_1, + I2 => REG_0_19_D2_PT_2, + O => REG_0_19_D2 + ); + REG_0_19_CLKF_421 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_19_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_19_CLKF_IN1, + O => REG_0_19_CLKF + ); + REG_0_19_SETF_422 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_19_SETF_IN1, + I2 => DIN_19_IBUF, + O => REG_0_19_SETF + ); + REG_0_19_RSTF_423 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_19_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_19_RSTF_IN2, + O => REG_0_19_RSTF + ); + REG_0_2_424 : X_BUF + port map ( + I => REG_0_2_Q, + O => REG_0_2 + ); + REG_0_2_tsimcreated_xor_Q_425 : X_XOR2 + port map ( + I0 => REG_0_2_D, + I1 => REG_0_2_Q, + O => REG_0_2_tsimcreated_xor_Q + ); + REG_0_2_tsimcreated_set_and_noreset_Q_426 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_2_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_2_SETF, + O => REG_0_2_tsimcreated_set_and_noreset_Q + ); + REG_0_2_tsimcreated_prld_Q_427 : X_OR2 + port map ( + I0 => REG_0_2_RSTF, + I1 => PRLD, + O => REG_0_2_tsimcreated_prld_Q + ); + REG_0_2_REG : X_FF + port map ( + I => REG_0_2_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_2_CLKF, + SET => REG_0_2_tsimcreated_set_and_noreset_Q, + RST => REG_0_2_tsimcreated_prld_Q, + O => REG_0_2_Q + ); + REG_0_2_D_428 : X_XOR2 + port map ( + I0 => REG_0_2_D1, + I1 => REG_0_2_D2, + O => REG_0_2_D + ); + REG_0_2_D1_429 : X_ZERO + port map ( + O => REG_0_2_D1 + ); + REG_0_2_D2_PT_0_430 : X_AND2 + port map ( + I0 => REG_0_3_EXP, + I1 => REG_0_3_EXP, + O => REG_0_2_D2_PT_0 + ); + REG_0_2_D2_PT_1_431 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_2_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_2_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_2_D2_PT_1_IN3, + I4 => REG_0_1, + I5 => NlwInverterSignal_REG_0_2_D2_PT_1_IN5, + O => REG_0_2_D2_PT_1 + ); + REG_0_2_D2_PT_2_432 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_2_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_2_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_2_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_2_D2_PT_2_IN4, + I5 => REG_0_2, + O => REG_0_2_D2_PT_2 + ); + REG_0_2_D2_433 : X_OR3 + port map ( + I0 => REG_0_2_D2_PT_0, + I1 => REG_0_2_D2_PT_1, + I2 => REG_0_2_D2_PT_2, + O => REG_0_2_D2 + ); + REG_0_2_CLKF_434 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_2_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_2_CLKF_IN1, + O => REG_0_2_CLKF + ); + REG_0_2_SETF_435 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_2_SETF_IN1, + I2 => DIN_2_IBUF, + O => REG_0_2_SETF + ); + REG_0_2_RSTF_436 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_2_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_2_RSTF_IN2, + O => REG_0_2_RSTF + ); + REG_0_20_437 : X_BUF + port map ( + I => REG_0_20_Q, + O => REG_0_20 + ); + REG_0_20_tsimcreated_xor_Q_438 : X_XOR2 + port map ( + I0 => REG_0_20_D, + I1 => REG_0_20_Q, + O => REG_0_20_tsimcreated_xor_Q + ); + REG_0_20_tsimcreated_set_and_noreset_Q_439 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_20_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_20_SETF, + O => REG_0_20_tsimcreated_set_and_noreset_Q + ); + REG_0_20_tsimcreated_prld_Q_440 : X_OR2 + port map ( + I0 => REG_0_20_RSTF, + I1 => PRLD, + O => REG_0_20_tsimcreated_prld_Q + ); + REG_0_20_REG : X_FF + port map ( + I => REG_0_20_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_20_CLKF, + SET => REG_0_20_tsimcreated_set_and_noreset_Q, + RST => REG_0_20_tsimcreated_prld_Q, + O => REG_0_20_Q + ); + REG_0_20_D_441 : X_XOR2 + port map ( + I0 => REG_0_20_D1, + I1 => REG_0_20_D2, + O => REG_0_20_D + ); + REG_0_20_D1_442 : X_ZERO + port map ( + O => REG_0_20_D1 + ); + REG_0_20_D2_PT_0_443 : X_AND2 + port map ( + I0 => EXP31_EXP, + I1 => EXP31_EXP, + O => REG_0_20_D2_PT_0 + ); + REG_0_20_D2_PT_1_444 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_20_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_20_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_20_D2_PT_1_IN3, + I4 => REG_0_19, + I5 => NlwInverterSignal_REG_0_20_D2_PT_1_IN5, + O => REG_0_20_D2_PT_1 + ); + REG_0_20_D2_PT_2_445 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_20_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_20_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_20_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_20_D2_PT_2_IN4, + I5 => REG_0_20, + O => REG_0_20_D2_PT_2 + ); + REG_0_20_D2_446 : X_OR3 + port map ( + I0 => REG_0_20_D2_PT_0, + I1 => REG_0_20_D2_PT_1, + I2 => REG_0_20_D2_PT_2, + O => REG_0_20_D2 + ); + REG_0_20_CLKF_447 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_20_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_20_CLKF_IN1, + O => REG_0_20_CLKF + ); + REG_0_20_SETF_448 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_20_SETF_IN1, + I2 => DIN_20_IBUF, + O => REG_0_20_SETF + ); + REG_0_20_RSTF_449 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_20_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_20_RSTF_IN2, + O => REG_0_20_RSTF + ); + REG_0_21_450 : X_BUF + port map ( + I => REG_0_21_Q, + O => REG_0_21 + ); + REG_0_21_EXP_451 : X_BUF + port map ( + I => REG_0_21_EXP_tsimrenamed_net_Q, + O => REG_0_21_EXP + ); + REG_0_21_tsimcreated_xor_Q_452 : X_XOR2 + port map ( + I0 => REG_0_21_D, + I1 => REG_0_21_Q, + O => REG_0_21_tsimcreated_xor_Q + ); + REG_0_21_tsimcreated_set_and_noreset_Q_453 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_21_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_21_SETF, + O => REG_0_21_tsimcreated_set_and_noreset_Q + ); + REG_0_21_tsimcreated_prld_Q_454 : X_OR2 + port map ( + I0 => REG_0_21_RSTF, + I1 => PRLD, + O => REG_0_21_tsimcreated_prld_Q + ); + REG_0_21_REG : X_FF + port map ( + I => REG_0_21_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_21_CLKF, + SET => REG_0_21_tsimcreated_set_and_noreset_Q, + RST => REG_0_21_tsimcreated_prld_Q, + O => REG_0_21_Q + ); + REG_0_21_D_455 : X_XOR2 + port map ( + I0 => REG_0_21_D1, + I1 => REG_0_21_D2, + O => REG_0_21_D + ); + REG_0_21_D1_456 : X_ZERO + port map ( + O => REG_0_21_D1 + ); + REG_0_21_D2_PT_0_457 : X_AND2 + port map ( + I0 => EXP34_EXP, + I1 => EXP34_EXP, + O => REG_0_21_D2_PT_0 + ); + REG_0_21_D2_PT_1_458 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_21_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_21_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_21_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_0_21_D2_PT_1_IN4, + I5 => REG_0_21, + O => REG_0_21_D2_PT_1 + ); + REG_0_21_D2_459 : X_OR2 + port map ( + I0 => REG_0_21_D2_PT_0, + I1 => REG_0_21_D2_PT_1, + O => REG_0_21_D2 + ); + REG_0_21_CLKF_460 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_21_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_21_CLKF_IN1, + O => REG_0_21_CLKF + ); + REG_0_21_SETF_461 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_21_SETF_IN1, + I2 => DIN_21_IBUF, + O => REG_0_21_SETF + ); + REG_0_21_RSTF_462 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_21_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_21_RSTF_IN2, + O => REG_0_21_RSTF + ); + REG_0_21_EXP_tsimrenamed_net_Q_463 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN4, + I5 => NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN5, + I6 => DIN_22_IBUF, + O => REG_0_21_EXP_tsimrenamed_net_Q + ); + REG_0_22_464 : X_BUF + port map ( + I => REG_0_22_Q, + O => REG_0_22 + ); + REG_0_22_tsimcreated_xor_Q_465 : X_XOR2 + port map ( + I0 => REG_0_22_D, + I1 => REG_0_22_Q, + O => REG_0_22_tsimcreated_xor_Q + ); + REG_0_22_tsimcreated_set_and_noreset_Q_466 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_22_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_22_SETF, + O => REG_0_22_tsimcreated_set_and_noreset_Q + ); + REG_0_22_tsimcreated_prld_Q_467 : X_OR2 + port map ( + I0 => REG_0_22_RSTF, + I1 => PRLD, + O => REG_0_22_tsimcreated_prld_Q + ); + REG_0_22_REG : X_FF + port map ( + I => REG_0_22_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_22_CLKF, + SET => REG_0_22_tsimcreated_set_and_noreset_Q, + RST => REG_0_22_tsimcreated_prld_Q, + O => REG_0_22_Q + ); + REG_0_22_D_468 : X_XOR2 + port map ( + I0 => REG_0_22_D1, + I1 => REG_0_22_D2, + O => REG_0_22_D + ); + REG_0_22_D1_469 : X_ZERO + port map ( + O => REG_0_22_D1 + ); + REG_0_22_D2_PT_0_470 : X_AND2 + port map ( + I0 => REG_0_21_EXP, + I1 => REG_0_21_EXP, + O => REG_0_22_D2_PT_0 + ); + REG_0_22_D2_PT_1_471 : X_AND2 + port map ( + I0 => REG_0_23_EXP, + I1 => REG_0_23_EXP, + O => REG_0_22_D2_PT_1 + ); + REG_0_22_D2_PT_2_472 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_22_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_22_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_22_D2_PT_2_IN3, + I4 => REG_0_21, + I5 => NlwInverterSignal_REG_0_22_D2_PT_2_IN5, + O => REG_0_22_D2_PT_2 + ); + REG_0_22_D2_PT_3_473 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_22_D2_PT_3_IN0, + I1 => NlwInverterSignal_REG_0_22_D2_PT_3_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_22_D2_PT_3_IN3, + I4 => NlwInverterSignal_REG_0_22_D2_PT_3_IN4, + I5 => REG_0_22, + O => REG_0_22_D2_PT_3 + ); + REG_0_22_D2_474 : X_OR4 + port map ( + I0 => REG_0_22_D2_PT_0, + I1 => REG_0_22_D2_PT_1, + I2 => REG_0_22_D2_PT_2, + I3 => REG_0_22_D2_PT_3, + O => REG_0_22_D2 + ); + REG_0_22_CLKF_475 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_22_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_22_CLKF_IN1, + O => REG_0_22_CLKF + ); + REG_0_22_SETF_476 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_22_SETF_IN1, + I2 => DIN_22_IBUF, + O => REG_0_22_SETF + ); + REG_0_22_RSTF_477 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_22_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_22_RSTF_IN2, + O => REG_0_22_RSTF + ); + REG_0_23_478 : X_BUF + port map ( + I => REG_0_23_Q, + O => REG_0_23 + ); + REG_0_23_EXP_479 : X_BUF + port map ( + I => REG_0_23_EXP_tsimrenamed_net_Q, + O => REG_0_23_EXP + ); + REG_0_23_tsimcreated_xor_Q_480 : X_XOR2 + port map ( + I0 => REG_0_23_D, + I1 => REG_0_23_Q, + O => REG_0_23_tsimcreated_xor_Q + ); + REG_0_23_tsimcreated_set_and_noreset_Q_481 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_23_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_23_SETF, + O => REG_0_23_tsimcreated_set_and_noreset_Q + ); + REG_0_23_tsimcreated_prld_Q_482 : X_OR2 + port map ( + I0 => REG_0_23_RSTF, + I1 => PRLD, + O => REG_0_23_tsimcreated_prld_Q + ); + REG_0_23_REG : X_FF + port map ( + I => REG_0_23_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_23_CLKF, + SET => REG_0_23_tsimcreated_set_and_noreset_Q, + RST => REG_0_23_tsimcreated_prld_Q, + O => REG_0_23_Q + ); + REG_0_23_D_483 : X_XOR2 + port map ( + I0 => REG_0_23_D1, + I1 => REG_0_23_D2, + O => REG_0_23_D + ); + REG_0_23_D1_484 : X_ZERO + port map ( + O => REG_0_23_D1 + ); + REG_0_23_D2_PT_0_485 : X_AND2 + port map ( + I0 => EXP33_EXP, + I1 => EXP33_EXP, + O => REG_0_23_D2_PT_0 + ); + REG_0_23_D2_PT_1_486 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_23_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_23_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_23_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_0_23_D2_PT_1_IN4, + I5 => REG_0_23, + O => REG_0_23_D2_PT_1 + ); + REG_0_23_D2_487 : X_OR2 + port map ( + I0 => REG_0_23_D2_PT_0, + I1 => REG_0_23_D2_PT_1, + O => REG_0_23_D2 + ); + REG_0_23_CLKF_488 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_23_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_23_CLKF_IN1, + O => REG_0_23_CLKF + ); + REG_0_23_SETF_489 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_23_SETF_IN1, + I2 => DIN_23_IBUF, + O => REG_0_23_SETF + ); + REG_0_23_RSTF_490 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_23_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_23_RSTF_IN2, + O => REG_0_23_RSTF + ); + REG_0_23_EXP_tsimrenamed_net_Q_491 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN4, + I5 => REG_0_22, + I6 => NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN6, + O => REG_0_23_EXP_tsimrenamed_net_Q + ); + REG_0_24_492 : X_BUF + port map ( + I => REG_0_24_Q, + O => REG_0_24 + ); + REG_0_24_tsimcreated_xor_Q_493 : X_XOR2 + port map ( + I0 => REG_0_24_D, + I1 => REG_0_24_Q, + O => REG_0_24_tsimcreated_xor_Q + ); + REG_0_24_tsimcreated_set_and_noreset_Q_494 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_24_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_24_SETF, + O => REG_0_24_tsimcreated_set_and_noreset_Q + ); + REG_0_24_tsimcreated_prld_Q_495 : X_OR2 + port map ( + I0 => REG_0_24_RSTF, + I1 => PRLD, + O => REG_0_24_tsimcreated_prld_Q + ); + REG_0_24_REG : X_FF + port map ( + I => REG_0_24_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_24_CLKF, + SET => REG_0_24_tsimcreated_set_and_noreset_Q, + RST => REG_0_24_tsimcreated_prld_Q, + O => REG_0_24_Q + ); + REG_0_24_D_496 : X_XOR2 + port map ( + I0 => REG_0_24_D1, + I1 => REG_0_24_D2, + O => REG_0_24_D + ); + REG_0_24_D1_497 : X_ZERO + port map ( + O => REG_0_24_D1 + ); + REG_0_24_D2_PT_0_498 : X_AND2 + port map ( + I0 => EXP36_EXP, + I1 => EXP36_EXP, + O => REG_0_24_D2_PT_0 + ); + REG_0_24_D2_PT_1_499 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_24_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_24_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_24_D2_PT_1_IN3, + I4 => REG_0_23, + I5 => NlwInverterSignal_REG_0_24_D2_PT_1_IN5, + O => REG_0_24_D2_PT_1 + ); + REG_0_24_D2_PT_2_500 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_24_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_24_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_24_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_24_D2_PT_2_IN4, + I5 => REG_0_24, + O => REG_0_24_D2_PT_2 + ); + REG_0_24_D2_501 : X_OR3 + port map ( + I0 => REG_0_24_D2_PT_0, + I1 => REG_0_24_D2_PT_1, + I2 => REG_0_24_D2_PT_2, + O => REG_0_24_D2 + ); + REG_0_24_CLKF_502 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_24_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_24_CLKF_IN1, + O => REG_0_24_CLKF + ); + REG_0_24_SETF_503 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_24_SETF_IN1, + I2 => DIN_24_IBUF, + O => REG_0_24_SETF + ); + REG_0_24_RSTF_504 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_24_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_24_RSTF_IN2, + O => REG_0_24_RSTF + ); + REG_0_25_505 : X_BUF + port map ( + I => REG_0_25_Q, + O => REG_0_25 + ); + REG_0_25_tsimcreated_xor_Q_506 : X_XOR2 + port map ( + I0 => REG_0_25_D, + I1 => REG_0_25_Q, + O => REG_0_25_tsimcreated_xor_Q + ); + REG_0_25_tsimcreated_set_and_noreset_Q_507 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_25_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_25_SETF, + O => REG_0_25_tsimcreated_set_and_noreset_Q + ); + REG_0_25_tsimcreated_prld_Q_508 : X_OR2 + port map ( + I0 => REG_0_25_RSTF, + I1 => PRLD, + O => REG_0_25_tsimcreated_prld_Q + ); + REG_0_25_REG : X_FF + port map ( + I => REG_0_25_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_25_CLKF, + SET => REG_0_25_tsimcreated_set_and_noreset_Q, + RST => REG_0_25_tsimcreated_prld_Q, + O => REG_0_25_Q + ); + REG_0_25_D_509 : X_XOR2 + port map ( + I0 => REG_0_25_D1, + I1 => REG_0_25_D2, + O => REG_0_25_D + ); + REG_0_25_D1_510 : X_ZERO + port map ( + O => REG_0_25_D1 + ); + REG_0_25_D2_PT_0_511 : X_AND2 + port map ( + I0 => state_1_EXP, + I1 => state_1_EXP, + O => REG_0_25_D2_PT_0 + ); + REG_0_25_D2_PT_1_512 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_25_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_25_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_25_D2_PT_1_IN3, + I4 => REG_0_24, + I5 => NlwInverterSignal_REG_0_25_D2_PT_1_IN5, + O => REG_0_25_D2_PT_1 + ); + REG_0_25_D2_PT_2_513 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_25_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_25_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_25_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_25_D2_PT_2_IN4, + I5 => REG_0_25, + O => REG_0_25_D2_PT_2 + ); + REG_0_25_D2_514 : X_OR3 + port map ( + I0 => REG_0_25_D2_PT_0, + I1 => REG_0_25_D2_PT_1, + I2 => REG_0_25_D2_PT_2, + O => REG_0_25_D2 + ); + REG_0_25_CLKF_515 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_25_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_25_CLKF_IN1, + O => REG_0_25_CLKF + ); + REG_0_25_SETF_516 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_25_SETF_IN1, + I2 => DIN_25_IBUF, + O => REG_0_25_SETF + ); + REG_0_25_RSTF_517 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_25_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_25_RSTF_IN2, + O => REG_0_25_RSTF + ); + REG_0_26_518 : X_BUF + port map ( + I => REG_0_26_Q, + O => REG_0_26 + ); + REG_0_26_tsimcreated_xor_Q_519 : X_XOR2 + port map ( + I0 => REG_0_26_D, + I1 => REG_0_26_Q, + O => REG_0_26_tsimcreated_xor_Q + ); + REG_0_26_tsimcreated_set_and_noreset_Q_520 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_26_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_26_SETF, + O => REG_0_26_tsimcreated_set_and_noreset_Q + ); + REG_0_26_tsimcreated_prld_Q_521 : X_OR2 + port map ( + I0 => REG_0_26_RSTF, + I1 => PRLD, + O => REG_0_26_tsimcreated_prld_Q + ); + REG_0_26_REG : X_FF + port map ( + I => REG_0_26_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_26_CLKF, + SET => REG_0_26_tsimcreated_set_and_noreset_Q, + RST => REG_0_26_tsimcreated_prld_Q, + O => REG_0_26_Q + ); + REG_0_26_D_522 : X_XOR2 + port map ( + I0 => REG_0_26_D1, + I1 => REG_0_26_D2, + O => REG_0_26_D + ); + REG_0_26_D1_523 : X_ZERO + port map ( + O => REG_0_26_D1 + ); + REG_0_26_D2_PT_0_524 : X_AND2 + port map ( + I0 => EXP35_EXP, + I1 => EXP35_EXP, + O => REG_0_26_D2_PT_0 + ); + REG_0_26_D2_PT_1_525 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_26_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_26_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_26_D2_PT_1_IN3, + I4 => REG_0_25, + I5 => NlwInverterSignal_REG_0_26_D2_PT_1_IN5, + O => REG_0_26_D2_PT_1 + ); + REG_0_26_D2_PT_2_526 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_26_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_26_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_26_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_26_D2_PT_2_IN4, + I5 => REG_0_26, + O => REG_0_26_D2_PT_2 + ); + REG_0_26_D2_527 : X_OR3 + port map ( + I0 => REG_0_26_D2_PT_0, + I1 => REG_0_26_D2_PT_1, + I2 => REG_0_26_D2_PT_2, + O => REG_0_26_D2 + ); + REG_0_26_CLKF_528 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_26_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_26_CLKF_IN1, + O => REG_0_26_CLKF + ); + REG_0_26_SETF_529 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_26_SETF_IN1, + I2 => DIN_26_IBUF, + O => REG_0_26_SETF + ); + REG_0_26_RSTF_530 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_26_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_26_RSTF_IN2, + O => REG_0_26_RSTF + ); + REG_0_27_531 : X_BUF + port map ( + I => REG_0_27_Q, + O => REG_0_27 + ); + REG_0_27_EXP_532 : X_BUF + port map ( + I => REG_0_27_EXP_tsimrenamed_net_Q, + O => REG_0_27_EXP + ); + REG_0_27_tsimcreated_xor_Q_533 : X_XOR2 + port map ( + I0 => REG_0_27_D, + I1 => REG_0_27_Q, + O => REG_0_27_tsimcreated_xor_Q + ); + REG_0_27_tsimcreated_set_and_noreset_Q_534 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_27_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_27_SETF, + O => REG_0_27_tsimcreated_set_and_noreset_Q + ); + REG_0_27_tsimcreated_prld_Q_535 : X_OR2 + port map ( + I0 => REG_0_27_RSTF, + I1 => PRLD, + O => REG_0_27_tsimcreated_prld_Q + ); + REG_0_27_REG : X_FF + port map ( + I => REG_0_27_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_27_CLKF, + SET => REG_0_27_tsimcreated_set_and_noreset_Q, + RST => REG_0_27_tsimcreated_prld_Q, + O => REG_0_27_Q + ); + REG_0_27_D_536 : X_XOR2 + port map ( + I0 => REG_0_27_D1, + I1 => REG_0_27_D2, + O => REG_0_27_D + ); + REG_0_27_D1_537 : X_ZERO + port map ( + O => REG_0_27_D1 + ); + REG_0_27_D2_PT_0_538 : X_AND2 + port map ( + I0 => EXP39_EXP, + I1 => EXP39_EXP, + O => REG_0_27_D2_PT_0 + ); + REG_0_27_D2_PT_1_539 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_27_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_27_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_27_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_0_27_D2_PT_1_IN4, + I5 => REG_0_27, + O => REG_0_27_D2_PT_1 + ); + REG_0_27_D2_540 : X_OR2 + port map ( + I0 => REG_0_27_D2_PT_0, + I1 => REG_0_27_D2_PT_1, + O => REG_0_27_D2 + ); + REG_0_27_CLKF_541 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_27_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_27_CLKF_IN1, + O => REG_0_27_CLKF + ); + REG_0_27_SETF_542 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_27_SETF_IN1, + I2 => DIN_27_IBUF, + O => REG_0_27_SETF + ); + REG_0_27_RSTF_543 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_27_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_27_RSTF_IN2, + O => REG_0_27_RSTF + ); + REG_0_27_EXP_tsimrenamed_net_Q_544 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_27_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_23_IBUF, + I6 => NlwInverterSignal_REG_0_27_EXP_tsimrenamed_net_IN6, + O => REG_0_27_EXP_tsimrenamed_net_Q + ); + REG_0_28_545 : X_BUF + port map ( + I => REG_0_28_Q, + O => REG_0_28 + ); + REG_0_28_tsimcreated_xor_Q_546 : X_XOR2 + port map ( + I0 => REG_0_28_D, + I1 => REG_0_28_Q, + O => REG_0_28_tsimcreated_xor_Q + ); + REG_0_28_tsimcreated_set_and_noreset_Q_547 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_28_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_28_SETF, + O => REG_0_28_tsimcreated_set_and_noreset_Q + ); + REG_0_28_tsimcreated_prld_Q_548 : X_OR2 + port map ( + I0 => REG_0_28_RSTF, + I1 => PRLD, + O => REG_0_28_tsimcreated_prld_Q + ); + REG_0_28_REG : X_FF + port map ( + I => REG_0_28_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_28_CLKF, + SET => REG_0_28_tsimcreated_set_and_noreset_Q, + RST => REG_0_28_tsimcreated_prld_Q, + O => REG_0_28_Q + ); + REG_0_28_D_549 : X_XOR2 + port map ( + I0 => REG_0_28_D1, + I1 => REG_0_28_D2, + O => REG_0_28_D + ); + REG_0_28_D1_550 : X_ZERO + port map ( + O => REG_0_28_D1 + ); + REG_0_28_D2_PT_0_551 : X_AND2 + port map ( + I0 => EXP26_EXP, + I1 => EXP26_EXP, + O => REG_0_28_D2_PT_0 + ); + REG_0_28_D2_PT_1_552 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_28_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_28_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_28_D2_PT_1_IN3, + I4 => REG_0_27, + I5 => NlwInverterSignal_REG_0_28_D2_PT_1_IN5, + O => REG_0_28_D2_PT_1 + ); + REG_0_28_D2_PT_2_553 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_28_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_28_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_28_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_28_D2_PT_2_IN4, + I5 => REG_0_28, + O => REG_0_28_D2_PT_2 + ); + REG_0_28_D2_554 : X_OR3 + port map ( + I0 => REG_0_28_D2_PT_0, + I1 => REG_0_28_D2_PT_1, + I2 => REG_0_28_D2_PT_2, + O => REG_0_28_D2 + ); + REG_0_28_CLKF_555 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_28_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_28_CLKF_IN1, + O => REG_0_28_CLKF + ); + REG_0_28_SETF_556 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_28_SETF_IN1, + I2 => DIN_28_IBUF, + O => REG_0_28_SETF + ); + REG_0_28_RSTF_557 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_28_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_28_RSTF_IN2, + O => REG_0_28_RSTF + ); + REG_0_29_558 : X_BUF + port map ( + I => REG_0_29_Q, + O => REG_0_29 + ); + REG_0_29_tsimcreated_xor_Q_559 : X_XOR2 + port map ( + I0 => REG_0_29_D, + I1 => REG_0_29_Q, + O => REG_0_29_tsimcreated_xor_Q + ); + REG_0_29_tsimcreated_set_and_noreset_Q_560 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_29_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_29_SETF, + O => REG_0_29_tsimcreated_set_and_noreset_Q + ); + REG_0_29_tsimcreated_prld_Q_561 : X_OR2 + port map ( + I0 => REG_0_29_RSTF, + I1 => PRLD, + O => REG_0_29_tsimcreated_prld_Q + ); + REG_0_29_REG : X_FF + port map ( + I => REG_0_29_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_29_CLKF, + SET => REG_0_29_tsimcreated_set_and_noreset_Q, + RST => REG_0_29_tsimcreated_prld_Q, + O => REG_0_29_Q + ); + REG_0_29_D_562 : X_XOR2 + port map ( + I0 => REG_0_29_D1, + I1 => REG_0_29_D2, + O => REG_0_29_D + ); + REG_0_29_D1_563 : X_ZERO + port map ( + O => REG_0_29_D1 + ); + REG_0_29_D2_PT_0_564 : X_AND2 + port map ( + I0 => REG_0_30_EXP, + I1 => REG_0_30_EXP, + O => REG_0_29_D2_PT_0 + ); + REG_0_29_D2_PT_1_565 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_29_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_29_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_29_D2_PT_1_IN3, + I4 => REG_0_28, + I5 => NlwInverterSignal_REG_0_29_D2_PT_1_IN5, + O => REG_0_29_D2_PT_1 + ); + REG_0_29_D2_PT_2_566 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_29_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_29_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_29_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_29_D2_PT_2_IN4, + I5 => REG_0_29, + O => REG_0_29_D2_PT_2 + ); + REG_0_29_D2_567 : X_OR3 + port map ( + I0 => REG_0_29_D2_PT_0, + I1 => REG_0_29_D2_PT_1, + I2 => REG_0_29_D2_PT_2, + O => REG_0_29_D2 + ); + REG_0_29_CLKF_568 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_29_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_29_CLKF_IN1, + O => REG_0_29_CLKF + ); + REG_0_29_SETF_569 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_29_SETF_IN1, + I2 => DIN_29_IBUF, + O => REG_0_29_SETF + ); + REG_0_29_RSTF_570 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_29_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_29_RSTF_IN2, + O => REG_0_29_RSTF + ); + REG_0_3_571 : X_BUF + port map ( + I => REG_0_3_Q, + O => REG_0_3 + ); + REG_0_3_EXP_572 : X_BUF + port map ( + I => REG_0_3_EXP_tsimrenamed_net_Q, + O => REG_0_3_EXP + ); + REG_0_3_tsimcreated_xor_Q_573 : X_XOR2 + port map ( + I0 => REG_0_3_D, + I1 => REG_0_3_Q, + O => REG_0_3_tsimcreated_xor_Q + ); + REG_0_3_tsimcreated_set_and_noreset_Q_574 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_3_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_3_SETF, + O => REG_0_3_tsimcreated_set_and_noreset_Q + ); + REG_0_3_tsimcreated_prld_Q_575 : X_OR2 + port map ( + I0 => REG_0_3_RSTF, + I1 => PRLD, + O => REG_0_3_tsimcreated_prld_Q + ); + REG_0_3_REG : X_FF + port map ( + I => REG_0_3_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_3_CLKF, + SET => REG_0_3_tsimcreated_set_and_noreset_Q, + RST => REG_0_3_tsimcreated_prld_Q, + O => REG_0_3_Q + ); + REG_0_3_D_576 : X_XOR2 + port map ( + I0 => REG_0_3_D1, + I1 => REG_0_3_D2, + O => REG_0_3_D + ); + REG_0_3_D1_577 : X_ZERO + port map ( + O => REG_0_3_D1 + ); + REG_0_3_D2_578 : X_AND2 + port map ( + I0 => EXP23_EXP, + I1 => EXP23_EXP, + O => REG_0_3_D2 + ); + REG_0_3_CLKF_579 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_3_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_3_CLKF_IN1, + O => REG_0_3_CLKF + ); + REG_0_3_SETF_580 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_3_SETF_IN1, + I2 => DIN_3_IBUF, + O => REG_0_3_SETF + ); + REG_0_3_RSTF_581 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_3_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_3_RSTF_IN2, + O => REG_0_3_RSTF + ); + REG_0_3_EXP_PT_0_582 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_3_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_3_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_3_EXP_PT_0_IN4, + I5 => DIN_2_IBUF, + I6 => NlwInverterSignal_REG_0_3_EXP_PT_0_IN6, + O => REG_0_3_EXP_PT_0 + ); + REG_0_3_EXP_PT_1_583 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_3_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_3_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_3_EXP_PT_1_IN4, + I5 => NlwInverterSignal_REG_0_3_EXP_PT_1_IN5, + I6 => REG_0_2, + O => REG_0_3_EXP_PT_1 + ); + REG_0_3_EXP_tsimrenamed_net_Q_584 : X_OR2 + port map ( + I0 => REG_0_3_EXP_PT_0, + I1 => REG_0_3_EXP_PT_1, + O => REG_0_3_EXP_tsimrenamed_net_Q + ); + REG_0_30_585 : X_BUF + port map ( + I => REG_0_30_Q, + O => REG_0_30 + ); + REG_0_30_EXP_586 : X_BUF + port map ( + I => REG_0_30_EXP_tsimrenamed_net_Q, + O => REG_0_30_EXP + ); + REG_0_30_tsimcreated_xor_Q_587 : X_XOR2 + port map ( + I0 => REG_0_30_D, + I1 => REG_0_30_Q, + O => REG_0_30_tsimcreated_xor_Q + ); + REG_0_30_tsimcreated_set_and_noreset_Q_588 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_30_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_30_SETF, + O => REG_0_30_tsimcreated_set_and_noreset_Q + ); + REG_0_30_tsimcreated_prld_Q_589 : X_OR2 + port map ( + I0 => REG_0_30_RSTF, + I1 => PRLD, + O => REG_0_30_tsimcreated_prld_Q + ); + REG_0_30_REG : X_FF + port map ( + I => REG_0_30_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_30_CLKF, + SET => REG_0_30_tsimcreated_set_and_noreset_Q, + RST => REG_0_30_tsimcreated_prld_Q, + O => REG_0_30_Q + ); + REG_0_30_D_590 : X_XOR2 + port map ( + I0 => REG_0_30_D1, + I1 => REG_0_30_D2, + O => REG_0_30_D + ); + REG_0_30_D1_591 : X_ZERO + port map ( + O => REG_0_30_D1 + ); + REG_0_30_D2_592 : X_AND2 + port map ( + I0 => EXP25_EXP, + I1 => EXP25_EXP, + O => REG_0_30_D2 + ); + REG_0_30_CLKF_593 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_30_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_30_CLKF_IN1, + O => REG_0_30_CLKF + ); + REG_0_30_SETF_594 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_30_SETF_IN1, + I2 => DIN_30_IBUF, + O => REG_0_30_SETF + ); + REG_0_30_RSTF_595 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_30_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_30_RSTF_IN2, + O => REG_0_30_RSTF + ); + REG_0_30_EXP_PT_0_596 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_30_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_30_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_30_EXP_PT_0_IN4, + I5 => DIN_29_IBUF, + I6 => NlwInverterSignal_REG_0_30_EXP_PT_0_IN6, + O => REG_0_30_EXP_PT_0 + ); + REG_0_30_EXP_PT_1_597 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_30_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_30_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_30_EXP_PT_1_IN4, + I5 => NlwInverterSignal_REG_0_30_EXP_PT_1_IN5, + I6 => REG_0_29, + O => REG_0_30_EXP_PT_1 + ); + REG_0_30_EXP_tsimrenamed_net_Q_598 : X_OR2 + port map ( + I0 => REG_0_30_EXP_PT_0, + I1 => REG_0_30_EXP_PT_1, + O => REG_0_30_EXP_tsimrenamed_net_Q + ); + REG_0_31_599 : X_BUF + port map ( + I => REG_0_31_Q, + O => REG_0_31 + ); + REG_0_31_tsimcreated_xor_Q_600 : X_XOR2 + port map ( + I0 => REG_0_31_D, + I1 => REG_0_31_Q, + O => REG_0_31_tsimcreated_xor_Q + ); + REG_0_31_tsimcreated_set_and_noreset_Q_601 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_31_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_31_SETF, + O => REG_0_31_tsimcreated_set_and_noreset_Q + ); + REG_0_31_tsimcreated_prld_Q_602 : X_OR2 + port map ( + I0 => REG_0_31_RSTF, + I1 => PRLD, + O => REG_0_31_tsimcreated_prld_Q + ); + REG_0_31_REG : X_FF + port map ( + I => REG_0_31_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_31_CLKF, + SET => REG_0_31_tsimcreated_set_and_noreset_Q, + RST => REG_0_31_tsimcreated_prld_Q, + O => REG_0_31_Q + ); + REG_0_31_D_603 : X_XOR2 + port map ( + I0 => REG_0_31_D1, + I1 => REG_0_31_D2, + O => REG_0_31_D + ); + REG_0_31_D1_604 : X_ZERO + port map ( + O => REG_0_31_D1 + ); + REG_0_31_D2_PT_0_605 : X_AND2 + port map ( + I0 => EXP24_EXP, + I1 => EXP24_EXP, + O => REG_0_31_D2_PT_0 + ); + REG_0_31_D2_PT_1_606 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_31_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_31_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_31_D2_PT_1_IN3, + I4 => REG_0_30, + I5 => NlwInverterSignal_REG_0_31_D2_PT_1_IN5, + O => REG_0_31_D2_PT_1 + ); + REG_0_31_D2_PT_2_607 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_31_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_31_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_31_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_31_D2_PT_2_IN4, + I5 => REG_0_31, + O => REG_0_31_D2_PT_2 + ); + REG_0_31_D2_608 : X_OR3 + port map ( + I0 => REG_0_31_D2_PT_0, + I1 => REG_0_31_D2_PT_1, + I2 => REG_0_31_D2_PT_2, + O => REG_0_31_D2 + ); + REG_0_31_CLKF_609 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_31_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_31_CLKF_IN1, + O => REG_0_31_CLKF + ); + REG_0_31_SETF_610 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_31_SETF_IN1, + I2 => DIN_31_IBUF, + O => REG_0_31_SETF + ); + REG_0_31_RSTF_611 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_31_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_31_RSTF_IN2, + O => REG_0_31_RSTF + ); + REG_0_4_612 : X_BUF + port map ( + I => REG_0_4_Q, + O => REG_0_4 + ); + REG_0_4_tsimcreated_xor_Q_613 : X_XOR2 + port map ( + I0 => REG_0_4_D, + I1 => REG_0_4_Q, + O => REG_0_4_tsimcreated_xor_Q + ); + REG_0_4_tsimcreated_set_and_noreset_Q_614 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_4_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_4_SETF, + O => REG_0_4_tsimcreated_set_and_noreset_Q + ); + REG_0_4_tsimcreated_prld_Q_615 : X_OR2 + port map ( + I0 => REG_0_4_RSTF, + I1 => PRLD, + O => REG_0_4_tsimcreated_prld_Q + ); + REG_0_4_REG : X_FF + port map ( + I => REG_0_4_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_4_CLKF, + SET => REG_0_4_tsimcreated_set_and_noreset_Q, + RST => REG_0_4_tsimcreated_prld_Q, + O => REG_0_4_Q + ); + REG_0_4_D_616 : X_XOR2 + port map ( + I0 => REG_0_4_D1, + I1 => REG_0_4_D2, + O => REG_0_4_D + ); + REG_0_4_D1_617 : X_ZERO + port map ( + O => REG_0_4_D1 + ); + REG_0_4_D2_PT_0_618 : X_AND2 + port map ( + I0 => REG_0_0_EXP, + I1 => REG_0_0_EXP, + O => REG_0_4_D2_PT_0 + ); + REG_0_4_D2_PT_1_619 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_4_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_4_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_4_D2_PT_1_IN3, + I4 => REG_0_4, + I5 => NlwInverterSignal_REG_0_4_D2_PT_1_IN5, + O => REG_0_4_D2_PT_1 + ); + REG_0_4_D2_PT_2_620 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_4_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_4_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_4_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_4_D2_PT_2_IN4, + I5 => REG_0_3, + O => REG_0_4_D2_PT_2 + ); + REG_0_4_D2_621 : X_OR3 + port map ( + I0 => REG_0_4_D2_PT_0, + I1 => REG_0_4_D2_PT_1, + I2 => REG_0_4_D2_PT_2, + O => REG_0_4_D2 + ); + REG_0_4_CLKF_622 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_4_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_4_CLKF_IN1, + O => REG_0_4_CLKF + ); + REG_0_4_SETF_623 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_4_SETF_IN1, + I2 => DIN_4_IBUF, + O => REG_0_4_SETF + ); + REG_0_4_RSTF_624 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_4_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_4_RSTF_IN2, + O => REG_0_4_RSTF + ); + REG_0_5_625 : X_BUF + port map ( + I => REG_0_5_Q, + O => REG_0_5 + ); + REG_0_5_tsimcreated_xor_Q_626 : X_XOR2 + port map ( + I0 => REG_0_5_D, + I1 => REG_0_5_Q, + O => REG_0_5_tsimcreated_xor_Q + ); + REG_0_5_tsimcreated_set_and_noreset_Q_627 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_5_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_5_SETF, + O => REG_0_5_tsimcreated_set_and_noreset_Q + ); + REG_0_5_tsimcreated_prld_Q_628 : X_OR2 + port map ( + I0 => REG_0_5_RSTF, + I1 => PRLD, + O => REG_0_5_tsimcreated_prld_Q + ); + REG_0_5_REG : X_FF + port map ( + I => REG_0_5_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_5_CLKF, + SET => REG_0_5_tsimcreated_set_and_noreset_Q, + RST => REG_0_5_tsimcreated_prld_Q, + O => REG_0_5_Q + ); + REG_0_5_D_629 : X_XOR2 + port map ( + I0 => REG_0_5_D1, + I1 => REG_0_5_D2, + O => REG_0_5_D + ); + REG_0_5_D1_630 : X_ZERO + port map ( + O => REG_0_5_D1 + ); + REG_0_5_D2_PT_0_631 : X_AND2 + port map ( + I0 => EXP19_EXP, + I1 => EXP19_EXP, + O => REG_0_5_D2_PT_0 + ); + REG_0_5_D2_PT_1_632 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_5_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_5_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_5_D2_PT_1_IN3, + I4 => REG_0_4, + I5 => NlwInverterSignal_REG_0_5_D2_PT_1_IN5, + O => REG_0_5_D2_PT_1 + ); + REG_0_5_D2_PT_2_633 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_5_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_5_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_5_D2_PT_2_IN3, + I4 => NlwInverterSignal_REG_0_5_D2_PT_2_IN4, + I5 => REG_0_5, + O => REG_0_5_D2_PT_2 + ); + REG_0_5_D2_634 : X_OR3 + port map ( + I0 => REG_0_5_D2_PT_0, + I1 => REG_0_5_D2_PT_1, + I2 => REG_0_5_D2_PT_2, + O => REG_0_5_D2 + ); + REG_0_5_CLKF_635 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_5_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_5_CLKF_IN1, + O => REG_0_5_CLKF + ); + REG_0_5_SETF_636 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_5_SETF_IN1, + I2 => DIN_5_IBUF, + O => REG_0_5_SETF + ); + REG_0_5_RSTF_637 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_5_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_5_RSTF_IN2, + O => REG_0_5_RSTF + ); + REG_0_6_638 : X_BUF + port map ( + I => REG_0_6_Q, + O => REG_0_6 + ); + REG_0_6_tsimcreated_xor_Q_639 : X_XOR2 + port map ( + I0 => REG_0_6_D, + I1 => REG_0_6_Q, + O => REG_0_6_tsimcreated_xor_Q + ); + REG_0_6_tsimcreated_set_and_noreset_Q_640 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_6_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_6_SETF, + O => REG_0_6_tsimcreated_set_and_noreset_Q + ); + REG_0_6_tsimcreated_prld_Q_641 : X_OR2 + port map ( + I0 => REG_0_6_RSTF, + I1 => PRLD, + O => REG_0_6_tsimcreated_prld_Q + ); + REG_0_6_REG : X_FF + port map ( + I => REG_0_6_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_6_CLKF, + SET => REG_0_6_tsimcreated_set_and_noreset_Q, + RST => REG_0_6_tsimcreated_prld_Q, + O => REG_0_6_Q + ); + REG_0_6_D_642 : X_XOR2 + port map ( + I0 => REG_0_6_D1, + I1 => REG_0_6_D2, + O => REG_0_6_D + ); + REG_0_6_D1_643 : X_ZERO + port map ( + O => REG_0_6_D1 + ); + REG_0_6_D2_PT_0_644 : X_AND2 + port map ( + I0 => EXP20_EXP, + I1 => EXP20_EXP, + O => REG_0_6_D2_PT_0 + ); + REG_0_6_D2_PT_1_645 : X_AND2 + port map ( + I0 => EXP21_EXP, + I1 => EXP21_EXP, + O => REG_0_6_D2_PT_1 + ); + REG_0_6_D2_PT_2_646 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_6_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_6_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_6_D2_PT_2_IN3, + I4 => REG_0_5, + I5 => NlwInverterSignal_REG_0_6_D2_PT_2_IN5, + O => REG_0_6_D2_PT_2 + ); + REG_0_6_D2_PT_3_647 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_6_D2_PT_3_IN0, + I1 => NlwInverterSignal_REG_0_6_D2_PT_3_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_6_D2_PT_3_IN3, + I4 => NlwInverterSignal_REG_0_6_D2_PT_3_IN4, + I5 => REG_0_6, + O => REG_0_6_D2_PT_3 + ); + REG_0_6_D2_648 : X_OR4 + port map ( + I0 => REG_0_6_D2_PT_0, + I1 => REG_0_6_D2_PT_1, + I2 => REG_0_6_D2_PT_2, + I3 => REG_0_6_D2_PT_3, + O => REG_0_6_D2 + ); + REG_0_6_CLKF_649 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_6_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_6_CLKF_IN1, + O => REG_0_6_CLKF + ); + REG_0_6_SETF_650 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_6_SETF_IN1, + I2 => DIN_6_IBUF, + O => REG_0_6_SETF + ); + REG_0_6_RSTF_651 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_6_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_6_RSTF_IN2, + O => REG_0_6_RSTF + ); + REG_0_7_652 : X_BUF + port map ( + I => REG_0_7_Q, + O => REG_0_7 + ); + REG_0_7_EXP_653 : X_BUF + port map ( + I => REG_0_7_EXP_tsimrenamed_net_Q, + O => REG_0_7_EXP + ); + REG_0_7_tsimcreated_xor_Q_654 : X_XOR2 + port map ( + I0 => REG_0_7_D, + I1 => REG_0_7_Q, + O => REG_0_7_tsimcreated_xor_Q + ); + REG_0_7_tsimcreated_set_and_noreset_Q_655 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_7_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_7_SETF, + O => REG_0_7_tsimcreated_set_and_noreset_Q + ); + REG_0_7_tsimcreated_prld_Q_656 : X_OR2 + port map ( + I0 => REG_0_7_RSTF, + I1 => PRLD, + O => REG_0_7_tsimcreated_prld_Q + ); + REG_0_7_REG : X_FF + port map ( + I => REG_0_7_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_7_CLKF, + SET => REG_0_7_tsimcreated_set_and_noreset_Q, + RST => REG_0_7_tsimcreated_prld_Q, + O => REG_0_7_Q + ); + REG_0_7_D_657 : X_XOR2 + port map ( + I0 => REG_0_7_D1, + I1 => REG_0_7_D2, + O => REG_0_7_D + ); + REG_0_7_D1_658 : X_ZERO + port map ( + O => REG_0_7_D1 + ); + REG_0_7_D2_PT_0_659 : X_AND2 + port map ( + I0 => EXP46_EXP, + I1 => EXP46_EXP, + O => REG_0_7_D2_PT_0 + ); + REG_0_7_D2_PT_1_660 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_7_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_7_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_7_D2_PT_1_IN3, + I4 => NlwInverterSignal_REG_0_7_D2_PT_1_IN4, + I5 => REG_0_7, + O => REG_0_7_D2_PT_1 + ); + REG_0_7_D2_661 : X_OR2 + port map ( + I0 => REG_0_7_D2_PT_0, + I1 => REG_0_7_D2_PT_1, + O => REG_0_7_D2 + ); + REG_0_7_CLKF_662 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_7_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_7_CLKF_IN1, + O => REG_0_7_CLKF + ); + REG_0_7_SETF_663 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_7_SETF_IN1, + I2 => DIN_7_IBUF, + O => REG_0_7_SETF + ); + REG_0_7_RSTF_664 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_7_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_7_RSTF_IN2, + O => REG_0_7_RSTF + ); + REG_0_7_EXP_tsimrenamed_net_Q_665 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN4, + I5 => NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN5, + I6 => DIN_8_IBUF, + O => REG_0_7_EXP_tsimrenamed_net_Q + ); + REG_0_8_666 : X_BUF + port map ( + I => REG_0_8_Q, + O => REG_0_8 + ); + REG_0_8_tsimcreated_xor_Q_667 : X_XOR2 + port map ( + I0 => REG_0_8_D, + I1 => REG_0_8_Q, + O => REG_0_8_tsimcreated_xor_Q + ); + REG_0_8_tsimcreated_set_and_noreset_Q_668 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_8_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_8_SETF, + O => REG_0_8_tsimcreated_set_and_noreset_Q + ); + REG_0_8_tsimcreated_prld_Q_669 : X_OR2 + port map ( + I0 => REG_0_8_RSTF, + I1 => PRLD, + O => REG_0_8_tsimcreated_prld_Q + ); + REG_0_8_REG : X_FF + port map ( + I => REG_0_8_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_8_CLKF, + SET => REG_0_8_tsimcreated_set_and_noreset_Q, + RST => REG_0_8_tsimcreated_prld_Q, + O => REG_0_8_Q + ); + REG_0_8_D_670 : X_XOR2 + port map ( + I0 => REG_0_8_D1, + I1 => REG_0_8_D2, + O => REG_0_8_D + ); + REG_0_8_D1_671 : X_ZERO + port map ( + O => REG_0_8_D1 + ); + REG_0_8_D2_PT_0_672 : X_AND2 + port map ( + I0 => REG_0_7_EXP, + I1 => REG_0_7_EXP, + O => REG_0_8_D2_PT_0 + ); + REG_0_8_D2_PT_1_673 : X_AND2 + port map ( + I0 => REG_0_9_EXP, + I1 => REG_0_9_EXP, + O => REG_0_8_D2_PT_1 + ); + REG_0_8_D2_PT_2_674 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_8_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_0_8_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_8_D2_PT_2_IN3, + I4 => REG_0_7, + I5 => NlwInverterSignal_REG_0_8_D2_PT_2_IN5, + O => REG_0_8_D2_PT_2 + ); + REG_0_8_D2_PT_3_675 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_8_D2_PT_3_IN0, + I1 => NlwInverterSignal_REG_0_8_D2_PT_3_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_8_D2_PT_3_IN3, + I4 => NlwInverterSignal_REG_0_8_D2_PT_3_IN4, + I5 => REG_0_8, + O => REG_0_8_D2_PT_3 + ); + REG_0_8_D2_676 : X_OR4 + port map ( + I0 => REG_0_8_D2_PT_0, + I1 => REG_0_8_D2_PT_1, + I2 => REG_0_8_D2_PT_2, + I3 => REG_0_8_D2_PT_3, + O => REG_0_8_D2 + ); + REG_0_8_CLKF_677 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_8_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_8_CLKF_IN1, + O => REG_0_8_CLKF + ); + REG_0_8_SETF_678 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_8_SETF_IN1, + I2 => DIN_8_IBUF, + O => REG_0_8_SETF + ); + REG_0_8_RSTF_679 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_8_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_8_RSTF_IN2, + O => REG_0_8_RSTF + ); + REG_0_9_680 : X_BUF + port map ( + I => REG_0_9_Q, + O => REG_0_9 + ); + REG_0_9_EXP_681 : X_BUF + port map ( + I => REG_0_9_EXP_tsimrenamed_net_Q, + O => REG_0_9_EXP + ); + REG_0_9_tsimcreated_xor_Q_682 : X_XOR2 + port map ( + I0 => REG_0_9_D, + I1 => REG_0_9_Q, + O => REG_0_9_tsimcreated_xor_Q + ); + REG_0_9_tsimcreated_set_and_noreset_Q_683 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_9_tsimcreated_set_and_noreset_IN0, + I1 => REG_0_9_SETF, + O => REG_0_9_tsimcreated_set_and_noreset_Q + ); + REG_0_9_tsimcreated_prld_Q_684 : X_OR2 + port map ( + I0 => REG_0_9_RSTF, + I1 => PRLD, + O => REG_0_9_tsimcreated_prld_Q + ); + REG_0_9_REG : X_FF + port map ( + I => REG_0_9_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_0_9_CLKF, + SET => REG_0_9_tsimcreated_set_and_noreset_Q, + RST => REG_0_9_tsimcreated_prld_Q, + O => REG_0_9_Q + ); + REG_0_9_D_685 : X_XOR2 + port map ( + I0 => REG_0_9_D1, + I1 => REG_0_9_D2, + O => REG_0_9_D + ); + REG_0_9_D1_686 : X_ZERO + port map ( + O => REG_0_9_D1 + ); + REG_0_9_D2_PT_0_687 : X_AND2 + port map ( + I0 => EXP45_EXP, + I1 => EXP45_EXP, + O => REG_0_9_D2_PT_0 + ); + REG_0_9_D2_PT_1_688 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_0_9_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_0_9_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_REG_0_9_D2_PT_1_IN3, + I4 => REG_0_9, + I5 => NlwInverterSignal_REG_0_9_D2_PT_1_IN5, + O => REG_0_9_D2_PT_1 + ); + REG_0_9_D2_689 : X_OR2 + port map ( + I0 => REG_0_9_D2_PT_0, + I1 => REG_0_9_D2_PT_1, + O => REG_0_9_D2 + ); + REG_0_9_CLKF_690 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_0_9_CLKF_IN0, + I1 => NlwInverterSignal_REG_0_9_CLKF_IN1, + O => REG_0_9_CLKF + ); + REG_0_9_SETF_691 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_9_SETF_IN1, + I2 => DIN_9_IBUF, + O => REG_0_9_SETF + ); + REG_0_9_RSTF_692 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_REG_0_9_RSTF_IN1, + I2 => NlwInverterSignal_REG_0_9_RSTF_IN2, + O => REG_0_9_RSTF + ); + REG_0_9_EXP_tsimrenamed_net_Q_693 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN4, + I5 => REG_0_8, + I6 => NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN6, + O => REG_0_9_EXP_tsimrenamed_net_Q + ); + REG_1_0_694 : X_BUF + port map ( + I => REG_1_0_Q, + O => REG_1_0 + ); + REG_1_0_EXP_695 : X_BUF + port map ( + I => REG_1_0_EXP_tsimrenamed_net_Q, + O => REG_1_0_EXP + ); + REG_1_0_tsimcreated_xor_Q_696 : X_XOR2 + port map ( + I0 => REG_1_0_D, + I1 => REG_1_0_Q, + O => REG_1_0_tsimcreated_xor_Q + ); + REG_1_0_tsimcreated_set_and_noreset_Q_697 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_0_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_0_SETF, + O => REG_1_0_tsimcreated_set_and_noreset_Q + ); + REG_1_0_tsimcreated_prld_Q_698 : X_OR2 + port map ( + I0 => REG_1_0_RSTF, + I1 => PRLD, + O => REG_1_0_tsimcreated_prld_Q + ); + REG_1_0_REG : X_FF + port map ( + I => REG_1_0_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_0_CLKF, + SET => REG_1_0_tsimcreated_set_and_noreset_Q, + RST => REG_1_0_tsimcreated_prld_Q, + O => REG_1_0_Q + ); + REG_1_0_D_699 : X_XOR2 + port map ( + I0 => REG_1_0_D1, + I1 => REG_1_0_D2, + O => REG_1_0_D + ); + REG_1_0_D1_700 : X_ZERO + port map ( + O => REG_1_0_D1 + ); + REG_1_0_D2_701 : X_AND2 + port map ( + I0 => EXP52_EXP, + I1 => EXP52_EXP, + O => REG_1_0_D2 + ); + REG_1_0_CLKF_702 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_0_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_0_CLKF_IN1, + O => REG_1_0_CLKF + ); + REG_1_0_SETF_703 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_0_IBUF, + O => REG_1_0_SETF + ); + REG_1_0_RSTF_704 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_0_RSTF_IN2, + O => REG_1_0_RSTF + ); + REG_1_0_EXP_PT_0_705 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_1_0_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_4_IBUF, + I6 => NlwInverterSignal_REG_1_0_EXP_PT_0_IN6, + O => REG_1_0_EXP_PT_0 + ); + REG_1_0_EXP_PT_1_706 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_1_0_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_REG_1_0_EXP_PT_1_IN5, + I6 => REG_1_4, + O => REG_1_0_EXP_PT_1 + ); + REG_1_0_EXP_tsimrenamed_net_Q_707 : X_OR2 + port map ( + I0 => REG_1_0_EXP_PT_0, + I1 => REG_1_0_EXP_PT_1, + O => REG_1_0_EXP_tsimrenamed_net_Q + ); + REG_1_1_708 : X_BUF + port map ( + I => REG_1_1_Q, + O => REG_1_1 + ); + REG_1_1_tsimcreated_xor_Q_709 : X_XOR2 + port map ( + I0 => REG_1_1_D, + I1 => REG_1_1_Q, + O => REG_1_1_tsimcreated_xor_Q + ); + REG_1_1_tsimcreated_set_and_noreset_Q_710 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_1_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_1_SETF, + O => REG_1_1_tsimcreated_set_and_noreset_Q + ); + REG_1_1_tsimcreated_prld_Q_711 : X_OR2 + port map ( + I0 => REG_1_1_RSTF, + I1 => PRLD, + O => REG_1_1_tsimcreated_prld_Q + ); + REG_1_1_REG : X_FF + port map ( + I => REG_1_1_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_1_CLKF, + SET => REG_1_1_tsimcreated_set_and_noreset_Q, + RST => REG_1_1_tsimcreated_prld_Q, + O => REG_1_1_Q + ); + REG_1_1_D_712 : X_XOR2 + port map ( + I0 => REG_1_1_D1, + I1 => REG_1_1_D2, + O => REG_1_1_D + ); + REG_1_1_D1_713 : X_ZERO + port map ( + O => REG_1_1_D1 + ); + REG_1_1_D2_PT_0_714 : X_AND2 + port map ( + I0 => EXP48_EXP, + I1 => EXP48_EXP, + O => REG_1_1_D2_PT_0 + ); + REG_1_1_D2_PT_1_715 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_1_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_1_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_0, + I5 => NlwInverterSignal_REG_1_1_D2_PT_1_IN5, + O => REG_1_1_D2_PT_1 + ); + REG_1_1_D2_PT_2_716 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_1_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_1_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_1_D2_PT_2_IN4, + I5 => REG_1_1, + O => REG_1_1_D2_PT_2 + ); + REG_1_1_D2_717 : X_OR3 + port map ( + I0 => REG_1_1_D2_PT_0, + I1 => REG_1_1_D2_PT_1, + I2 => REG_1_1_D2_PT_2, + O => REG_1_1_D2 + ); + REG_1_1_CLKF_718 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_1_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_1_CLKF_IN1, + O => REG_1_1_CLKF + ); + REG_1_1_SETF_719 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_1_IBUF, + O => REG_1_1_SETF + ); + REG_1_1_RSTF_720 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_1_RSTF_IN2, + O => REG_1_1_RSTF + ); + REG_1_10_721 : X_BUF + port map ( + I => REG_1_10_Q, + O => REG_1_10 + ); + REG_1_10_tsimcreated_xor_Q_722 : X_XOR2 + port map ( + I0 => REG_1_10_D, + I1 => REG_1_10_Q, + O => REG_1_10_tsimcreated_xor_Q + ); + REG_1_10_tsimcreated_set_and_noreset_Q_723 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_10_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_10_SETF, + O => REG_1_10_tsimcreated_set_and_noreset_Q + ); + REG_1_10_tsimcreated_prld_Q_724 : X_OR2 + port map ( + I0 => REG_1_10_RSTF, + I1 => PRLD, + O => REG_1_10_tsimcreated_prld_Q + ); + REG_1_10_REG : X_FF + port map ( + I => REG_1_10_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_10_CLKF, + SET => REG_1_10_tsimcreated_set_and_noreset_Q, + RST => REG_1_10_tsimcreated_prld_Q, + O => REG_1_10_Q + ); + REG_1_10_D_725 : X_XOR2 + port map ( + I0 => REG_1_10_D1, + I1 => REG_1_10_D2, + O => REG_1_10_D + ); + REG_1_10_D1_726 : X_ZERO + port map ( + O => REG_1_10_D1 + ); + REG_1_10_D2_PT_0_727 : X_AND2 + port map ( + I0 => EXP43_EXP, + I1 => EXP43_EXP, + O => REG_1_10_D2_PT_0 + ); + REG_1_10_D2_PT_1_728 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_10_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_10_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_10, + I5 => NlwInverterSignal_REG_1_10_D2_PT_1_IN5, + O => REG_1_10_D2_PT_1 + ); + REG_1_10_D2_PT_2_729 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_10_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_10_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_10_D2_PT_2_IN4, + I5 => REG_1_9, + O => REG_1_10_D2_PT_2 + ); + REG_1_10_D2_730 : X_OR3 + port map ( + I0 => REG_1_10_D2_PT_0, + I1 => REG_1_10_D2_PT_1, + I2 => REG_1_10_D2_PT_2, + O => REG_1_10_D2 + ); + REG_1_10_CLKF_731 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_10_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_10_CLKF_IN1, + O => REG_1_10_CLKF + ); + REG_1_10_SETF_732 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_10_IBUF, + O => REG_1_10_SETF + ); + REG_1_10_RSTF_733 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_10_RSTF_IN2, + O => REG_1_10_RSTF + ); + REG_1_11_734 : X_BUF + port map ( + I => REG_1_11_Q, + O => REG_1_11 + ); + REG_1_11_EXP_735 : X_BUF + port map ( + I => REG_1_11_EXP_tsimrenamed_net_Q, + O => REG_1_11_EXP + ); + REG_1_11_tsimcreated_xor_Q_736 : X_XOR2 + port map ( + I0 => REG_1_11_D, + I1 => REG_1_11_Q, + O => REG_1_11_tsimcreated_xor_Q + ); + REG_1_11_tsimcreated_set_and_noreset_Q_737 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_11_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_11_SETF, + O => REG_1_11_tsimcreated_set_and_noreset_Q + ); + REG_1_11_tsimcreated_prld_Q_738 : X_OR2 + port map ( + I0 => REG_1_11_RSTF, + I1 => PRLD, + O => REG_1_11_tsimcreated_prld_Q + ); + REG_1_11_REG : X_FF + port map ( + I => REG_1_11_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_11_CLKF, + SET => REG_1_11_tsimcreated_set_and_noreset_Q, + RST => REG_1_11_tsimcreated_prld_Q, + O => REG_1_11_Q + ); + REG_1_11_D_739 : X_XOR2 + port map ( + I0 => REG_1_11_D1, + I1 => REG_1_11_D2, + O => REG_1_11_D + ); + REG_1_11_D1_740 : X_ZERO + port map ( + O => REG_1_11_D1 + ); + REG_1_11_D2_PT_0_741 : X_AND2 + port map ( + I0 => EXP56_EXP, + I1 => EXP56_EXP, + O => REG_1_11_D2_PT_0 + ); + REG_1_11_D2_PT_1_742 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_11_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_11_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_11_D2_PT_1_IN4, + I5 => REG_1_11, + O => REG_1_11_D2_PT_1 + ); + REG_1_11_D2_743 : X_OR2 + port map ( + I0 => REG_1_11_D2_PT_0, + I1 => REG_1_11_D2_PT_1, + O => REG_1_11_D2 + ); + REG_1_11_CLKF_744 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_11_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_11_CLKF_IN1, + O => REG_1_11_CLKF + ); + REG_1_11_SETF_745 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_11_IBUF, + O => REG_1_11_SETF + ); + REG_1_11_RSTF_746 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_11_RSTF_IN2, + O => REG_1_11_RSTF + ); + REG_1_11_EXP_tsimrenamed_net_Q_747 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_1_11_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_12_IBUF, + I6 => NlwInverterSignal_REG_1_11_EXP_tsimrenamed_net_IN6, + O => REG_1_11_EXP_tsimrenamed_net_Q + ); + REG_1_12_748 : X_BUF + port map ( + I => REG_1_12_Q, + O => REG_1_12 + ); + REG_1_12_tsimcreated_xor_Q_749 : X_XOR2 + port map ( + I0 => REG_1_12_D, + I1 => REG_1_12_Q, + O => REG_1_12_tsimcreated_xor_Q + ); + REG_1_12_tsimcreated_set_and_noreset_Q_750 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_12_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_12_SETF, + O => REG_1_12_tsimcreated_set_and_noreset_Q + ); + REG_1_12_tsimcreated_prld_Q_751 : X_OR2 + port map ( + I0 => REG_1_12_RSTF, + I1 => PRLD, + O => REG_1_12_tsimcreated_prld_Q + ); + REG_1_12_REG : X_FF + port map ( + I => REG_1_12_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_12_CLKF, + SET => REG_1_12_tsimcreated_set_and_noreset_Q, + RST => REG_1_12_tsimcreated_prld_Q, + O => REG_1_12_Q + ); + REG_1_12_D_752 : X_XOR2 + port map ( + I0 => REG_1_12_D1, + I1 => REG_1_12_D2, + O => REG_1_12_D + ); + REG_1_12_D1_753 : X_ZERO + port map ( + O => REG_1_12_D1 + ); + REG_1_12_D2_PT_0_754 : X_AND2 + port map ( + I0 => REG_1_11_EXP, + I1 => REG_1_11_EXP, + O => REG_1_12_D2_PT_0 + ); + REG_1_12_D2_PT_1_755 : X_AND2 + port map ( + I0 => REG_1_13_EXP, + I1 => REG_1_13_EXP, + O => REG_1_12_D2_PT_1 + ); + REG_1_12_D2_PT_2_756 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_12_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_12_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_11, + I5 => NlwInverterSignal_REG_1_12_D2_PT_2_IN5, + O => REG_1_12_D2_PT_2 + ); + REG_1_12_D2_PT_3_757 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_12_D2_PT_3_IN0, + I1 => NlwInverterSignal_REG_1_12_D2_PT_3_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_12_D2_PT_3_IN4, + I5 => REG_1_12, + O => REG_1_12_D2_PT_3 + ); + REG_1_12_D2_758 : X_OR4 + port map ( + I0 => REG_1_12_D2_PT_0, + I1 => REG_1_12_D2_PT_1, + I2 => REG_1_12_D2_PT_2, + I3 => REG_1_12_D2_PT_3, + O => REG_1_12_D2 + ); + REG_1_12_CLKF_759 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_12_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_12_CLKF_IN1, + O => REG_1_12_CLKF + ); + REG_1_12_SETF_760 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_12_IBUF, + O => REG_1_12_SETF + ); + REG_1_12_RSTF_761 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_12_RSTF_IN2, + O => REG_1_12_RSTF + ); + REG_1_13_762 : X_BUF + port map ( + I => REG_1_13_Q, + O => REG_1_13 + ); + REG_1_13_EXP_763 : X_BUF + port map ( + I => REG_1_13_EXP_tsimrenamed_net_Q, + O => REG_1_13_EXP + ); + REG_1_13_tsimcreated_xor_Q_764 : X_XOR2 + port map ( + I0 => REG_1_13_D, + I1 => REG_1_13_Q, + O => REG_1_13_tsimcreated_xor_Q + ); + REG_1_13_tsimcreated_set_and_noreset_Q_765 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_13_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_13_SETF, + O => REG_1_13_tsimcreated_set_and_noreset_Q + ); + REG_1_13_tsimcreated_prld_Q_766 : X_OR2 + port map ( + I0 => REG_1_13_RSTF, + I1 => PRLD, + O => REG_1_13_tsimcreated_prld_Q + ); + REG_1_13_REG : X_FF + port map ( + I => REG_1_13_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_13_CLKF, + SET => REG_1_13_tsimcreated_set_and_noreset_Q, + RST => REG_1_13_tsimcreated_prld_Q, + O => REG_1_13_Q + ); + REG_1_13_D_767 : X_XOR2 + port map ( + I0 => REG_1_13_D1, + I1 => REG_1_13_D2, + O => REG_1_13_D + ); + REG_1_13_D1_768 : X_ZERO + port map ( + O => REG_1_13_D1 + ); + REG_1_13_D2_PT_0_769 : X_AND2 + port map ( + I0 => EXP55_EXP, + I1 => EXP55_EXP, + O => REG_1_13_D2_PT_0 + ); + REG_1_13_D2_PT_1_770 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_13_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_13_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_13_D2_PT_1_IN4, + I5 => REG_1_13, + O => REG_1_13_D2_PT_1 + ); + REG_1_13_D2_771 : X_OR2 + port map ( + I0 => REG_1_13_D2_PT_0, + I1 => REG_1_13_D2_PT_1, + O => REG_1_13_D2 + ); + REG_1_13_CLKF_772 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_13_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_13_CLKF_IN1, + O => REG_1_13_CLKF + ); + REG_1_13_SETF_773 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_13_IBUF, + O => REG_1_13_SETF + ); + REG_1_13_RSTF_774 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_13_RSTF_IN2, + O => REG_1_13_RSTF + ); + REG_1_13_EXP_tsimrenamed_net_Q_775 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_1_13_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_REG_1_13_EXP_tsimrenamed_net_IN5, + I6 => REG_1_12, + O => REG_1_13_EXP_tsimrenamed_net_Q + ); + REG_1_14_776 : X_BUF + port map ( + I => REG_1_14_Q, + O => REG_1_14 + ); + REG_1_14_tsimcreated_xor_Q_777 : X_XOR2 + port map ( + I0 => REG_1_14_D, + I1 => REG_1_14_Q, + O => REG_1_14_tsimcreated_xor_Q + ); + REG_1_14_tsimcreated_set_and_noreset_Q_778 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_14_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_14_SETF, + O => REG_1_14_tsimcreated_set_and_noreset_Q + ); + REG_1_14_tsimcreated_prld_Q_779 : X_OR2 + port map ( + I0 => REG_1_14_RSTF, + I1 => PRLD, + O => REG_1_14_tsimcreated_prld_Q + ); + REG_1_14_REG : X_FF + port map ( + I => REG_1_14_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_14_CLKF, + SET => REG_1_14_tsimcreated_set_and_noreset_Q, + RST => REG_1_14_tsimcreated_prld_Q, + O => REG_1_14_Q + ); + REG_1_14_D_780 : X_XOR2 + port map ( + I0 => REG_1_14_D1, + I1 => REG_1_14_D2, + O => REG_1_14_D + ); + REG_1_14_D1_781 : X_ZERO + port map ( + O => REG_1_14_D1 + ); + REG_1_14_D2_PT_0_782 : X_AND2 + port map ( + I0 => EXP58_EXP, + I1 => EXP58_EXP, + O => REG_1_14_D2_PT_0 + ); + REG_1_14_D2_PT_1_783 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_14_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_14_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_13, + I5 => NlwInverterSignal_REG_1_14_D2_PT_1_IN5, + O => REG_1_14_D2_PT_1 + ); + REG_1_14_D2_PT_2_784 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_14_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_14_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_14_D2_PT_2_IN4, + I5 => REG_1_14, + O => REG_1_14_D2_PT_2 + ); + REG_1_14_D2_785 : X_OR3 + port map ( + I0 => REG_1_14_D2_PT_0, + I1 => REG_1_14_D2_PT_1, + I2 => REG_1_14_D2_PT_2, + O => REG_1_14_D2 + ); + REG_1_14_CLKF_786 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_14_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_14_CLKF_IN1, + O => REG_1_14_CLKF + ); + REG_1_14_SETF_787 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_14_IBUF, + O => REG_1_14_SETF + ); + REG_1_14_RSTF_788 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_14_RSTF_IN2, + O => REG_1_14_RSTF + ); + REG_1_15_789 : X_BUF + port map ( + I => REG_1_15_Q, + O => REG_1_15 + ); + REG_1_15_tsimcreated_xor_Q_790 : X_XOR2 + port map ( + I0 => REG_1_15_D, + I1 => REG_1_15_Q, + O => REG_1_15_tsimcreated_xor_Q + ); + REG_1_15_tsimcreated_set_and_noreset_Q_791 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_15_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_15_SETF, + O => REG_1_15_tsimcreated_set_and_noreset_Q + ); + REG_1_15_tsimcreated_prld_Q_792 : X_OR2 + port map ( + I0 => REG_1_15_RSTF, + I1 => PRLD, + O => REG_1_15_tsimcreated_prld_Q + ); + REG_1_15_REG : X_FF + port map ( + I => REG_1_15_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_15_CLKF, + SET => REG_1_15_tsimcreated_set_and_noreset_Q, + RST => REG_1_15_tsimcreated_prld_Q, + O => REG_1_15_Q + ); + REG_1_15_D_793 : X_XOR2 + port map ( + I0 => REG_1_15_D1, + I1 => REG_1_15_D2, + O => REG_1_15_D + ); + REG_1_15_D1_794 : X_ZERO + port map ( + O => REG_1_15_D1 + ); + REG_1_15_D2_PT_0_795 : X_AND2 + port map ( + I0 => EXP57_EXP, + I1 => EXP57_EXP, + O => REG_1_15_D2_PT_0 + ); + REG_1_15_D2_PT_1_796 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_15_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_15_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_14, + I5 => NlwInverterSignal_REG_1_15_D2_PT_1_IN5, + O => REG_1_15_D2_PT_1 + ); + REG_1_15_D2_PT_2_797 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_15_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_15_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_15_D2_PT_2_IN4, + I5 => REG_1_15, + O => REG_1_15_D2_PT_2 + ); + REG_1_15_D2_798 : X_OR3 + port map ( + I0 => REG_1_15_D2_PT_0, + I1 => REG_1_15_D2_PT_1, + I2 => REG_1_15_D2_PT_2, + O => REG_1_15_D2 + ); + REG_1_15_CLKF_799 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_15_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_15_CLKF_IN1, + O => REG_1_15_CLKF + ); + REG_1_15_SETF_800 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_15_IBUF, + O => REG_1_15_SETF + ); + REG_1_15_RSTF_801 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_15_RSTF_IN2, + O => REG_1_15_RSTF + ); + REG_1_16_802 : X_BUF + port map ( + I => REG_1_16_Q, + O => REG_1_16 + ); + REG_1_16_tsimcreated_xor_Q_803 : X_XOR2 + port map ( + I0 => REG_1_16_D, + I1 => REG_1_16_Q, + O => REG_1_16_tsimcreated_xor_Q + ); + REG_1_16_tsimcreated_set_and_noreset_Q_804 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_16_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_16_SETF, + O => REG_1_16_tsimcreated_set_and_noreset_Q + ); + REG_1_16_tsimcreated_prld_Q_805 : X_OR2 + port map ( + I0 => REG_1_16_RSTF, + I1 => PRLD, + O => REG_1_16_tsimcreated_prld_Q + ); + REG_1_16_REG : X_FF + port map ( + I => REG_1_16_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_16_CLKF, + SET => REG_1_16_tsimcreated_set_and_noreset_Q, + RST => REG_1_16_tsimcreated_prld_Q, + O => REG_1_16_Q + ); + REG_1_16_D_806 : X_XOR2 + port map ( + I0 => REG_1_16_D1, + I1 => REG_1_16_D2, + O => REG_1_16_D + ); + REG_1_16_D1_807 : X_ZERO + port map ( + O => REG_1_16_D1 + ); + REG_1_16_D2_PT_0_808 : X_AND2 + port map ( + I0 => EXP54_EXP, + I1 => EXP54_EXP, + O => REG_1_16_D2_PT_0 + ); + REG_1_16_D2_PT_1_809 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_16_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_16_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_15, + I5 => NlwInverterSignal_REG_1_16_D2_PT_1_IN5, + O => REG_1_16_D2_PT_1 + ); + REG_1_16_D2_PT_2_810 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_16_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_16_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_16_D2_PT_2_IN4, + I5 => REG_1_16, + O => REG_1_16_D2_PT_2 + ); + REG_1_16_D2_811 : X_OR3 + port map ( + I0 => REG_1_16_D2_PT_0, + I1 => REG_1_16_D2_PT_1, + I2 => REG_1_16_D2_PT_2, + O => REG_1_16_D2 + ); + REG_1_16_CLKF_812 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_16_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_16_CLKF_IN1, + O => REG_1_16_CLKF + ); + REG_1_16_SETF_813 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_16_IBUF, + O => REG_1_16_SETF + ); + REG_1_16_RSTF_814 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_16_RSTF_IN2, + O => REG_1_16_RSTF + ); + REG_1_17_815 : X_BUF + port map ( + I => REG_1_17_Q, + O => REG_1_17 + ); + REG_1_17_EXP_816 : X_BUF + port map ( + I => REG_1_17_EXP_tsimrenamed_net_Q, + O => REG_1_17_EXP + ); + REG_1_17_tsimcreated_xor_Q_817 : X_XOR2 + port map ( + I0 => REG_1_17_D, + I1 => REG_1_17_Q, + O => REG_1_17_tsimcreated_xor_Q + ); + REG_1_17_tsimcreated_set_and_noreset_Q_818 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_17_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_17_SETF, + O => REG_1_17_tsimcreated_set_and_noreset_Q + ); + REG_1_17_tsimcreated_prld_Q_819 : X_OR2 + port map ( + I0 => REG_1_17_RSTF, + I1 => PRLD, + O => REG_1_17_tsimcreated_prld_Q + ); + REG_1_17_REG : X_FF + port map ( + I => REG_1_17_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_17_CLKF, + SET => REG_1_17_tsimcreated_set_and_noreset_Q, + RST => REG_1_17_tsimcreated_prld_Q, + O => REG_1_17_Q + ); + REG_1_17_D_820 : X_XOR2 + port map ( + I0 => REG_1_17_D1, + I1 => REG_1_17_D2, + O => REG_1_17_D + ); + REG_1_17_D1_821 : X_ZERO + port map ( + O => REG_1_17_D1 + ); + REG_1_17_D2_PT_0_822 : X_AND2 + port map ( + I0 => EXP61_EXP, + I1 => EXP61_EXP, + O => REG_1_17_D2_PT_0 + ); + REG_1_17_D2_PT_1_823 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_17_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_17_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_17_D2_PT_1_IN4, + I5 => REG_1_17, + O => REG_1_17_D2_PT_1 + ); + REG_1_17_D2_824 : X_OR2 + port map ( + I0 => REG_1_17_D2_PT_0, + I1 => REG_1_17_D2_PT_1, + O => REG_1_17_D2 + ); + REG_1_17_CLKF_825 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_17_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_17_CLKF_IN1, + O => REG_1_17_CLKF + ); + REG_1_17_SETF_826 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_17_IBUF, + O => REG_1_17_SETF + ); + REG_1_17_RSTF_827 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_17_RSTF_IN2, + O => REG_1_17_RSTF + ); + REG_1_17_EXP_tsimrenamed_net_Q_828 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_1_17_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_18_IBUF, + I6 => NlwInverterSignal_REG_1_17_EXP_tsimrenamed_net_IN6, + O => REG_1_17_EXP_tsimrenamed_net_Q + ); + REG_1_18_829 : X_BUF + port map ( + I => REG_1_18_Q, + O => REG_1_18 + ); + REG_1_18_tsimcreated_xor_Q_830 : X_XOR2 + port map ( + I0 => REG_1_18_D, + I1 => REG_1_18_Q, + O => REG_1_18_tsimcreated_xor_Q + ); + REG_1_18_tsimcreated_set_and_noreset_Q_831 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_18_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_18_SETF, + O => REG_1_18_tsimcreated_set_and_noreset_Q + ); + REG_1_18_tsimcreated_prld_Q_832 : X_OR2 + port map ( + I0 => REG_1_18_RSTF, + I1 => PRLD, + O => REG_1_18_tsimcreated_prld_Q + ); + REG_1_18_REG : X_FF + port map ( + I => REG_1_18_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_18_CLKF, + SET => REG_1_18_tsimcreated_set_and_noreset_Q, + RST => REG_1_18_tsimcreated_prld_Q, + O => REG_1_18_Q + ); + REG_1_18_D_833 : X_XOR2 + port map ( + I0 => REG_1_18_D1, + I1 => REG_1_18_D2, + O => REG_1_18_D + ); + REG_1_18_D1_834 : X_ZERO + port map ( + O => REG_1_18_D1 + ); + REG_1_18_D2_PT_0_835 : X_AND2 + port map ( + I0 => REG_1_17_EXP, + I1 => REG_1_17_EXP, + O => REG_1_18_D2_PT_0 + ); + REG_1_18_D2_PT_1_836 : X_AND2 + port map ( + I0 => REG_1_19_EXP, + I1 => REG_1_19_EXP, + O => REG_1_18_D2_PT_1 + ); + REG_1_18_D2_PT_2_837 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_18_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_18_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_17, + I5 => NlwInverterSignal_REG_1_18_D2_PT_2_IN5, + O => REG_1_18_D2_PT_2 + ); + REG_1_18_D2_PT_3_838 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_18_D2_PT_3_IN0, + I1 => NlwInverterSignal_REG_1_18_D2_PT_3_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_18_D2_PT_3_IN4, + I5 => REG_1_18, + O => REG_1_18_D2_PT_3 + ); + REG_1_18_D2_839 : X_OR4 + port map ( + I0 => REG_1_18_D2_PT_0, + I1 => REG_1_18_D2_PT_1, + I2 => REG_1_18_D2_PT_2, + I3 => REG_1_18_D2_PT_3, + O => REG_1_18_D2 + ); + REG_1_18_CLKF_840 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_18_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_18_CLKF_IN1, + O => REG_1_18_CLKF + ); + REG_1_18_SETF_841 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_18_IBUF, + O => REG_1_18_SETF + ); + REG_1_18_RSTF_842 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_18_RSTF_IN2, + O => REG_1_18_RSTF + ); + REG_1_19_843 : X_BUF + port map ( + I => REG_1_19_Q, + O => REG_1_19 + ); + REG_1_19_EXP_844 : X_BUF + port map ( + I => REG_1_19_EXP_tsimrenamed_net_Q, + O => REG_1_19_EXP + ); + REG_1_19_tsimcreated_xor_Q_845 : X_XOR2 + port map ( + I0 => REG_1_19_D, + I1 => REG_1_19_Q, + O => REG_1_19_tsimcreated_xor_Q + ); + REG_1_19_tsimcreated_set_and_noreset_Q_846 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_19_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_19_SETF, + O => REG_1_19_tsimcreated_set_and_noreset_Q + ); + REG_1_19_tsimcreated_prld_Q_847 : X_OR2 + port map ( + I0 => REG_1_19_RSTF, + I1 => PRLD, + O => REG_1_19_tsimcreated_prld_Q + ); + REG_1_19_REG : X_FF + port map ( + I => REG_1_19_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_19_CLKF, + SET => REG_1_19_tsimcreated_set_and_noreset_Q, + RST => REG_1_19_tsimcreated_prld_Q, + O => REG_1_19_Q + ); + REG_1_19_D_848 : X_XOR2 + port map ( + I0 => REG_1_19_D1, + I1 => REG_1_19_D2, + O => REG_1_19_D + ); + REG_1_19_D1_849 : X_ZERO + port map ( + O => REG_1_19_D1 + ); + REG_1_19_D2_PT_0_850 : X_AND2 + port map ( + I0 => EXP60_EXP, + I1 => EXP60_EXP, + O => REG_1_19_D2_PT_0 + ); + REG_1_19_D2_PT_1_851 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_19_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_19_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_19_D2_PT_1_IN4, + I5 => REG_1_19, + O => REG_1_19_D2_PT_1 + ); + REG_1_19_D2_852 : X_OR2 + port map ( + I0 => REG_1_19_D2_PT_0, + I1 => REG_1_19_D2_PT_1, + O => REG_1_19_D2 + ); + REG_1_19_CLKF_853 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_19_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_19_CLKF_IN1, + O => REG_1_19_CLKF + ); + REG_1_19_SETF_854 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_19_IBUF, + O => REG_1_19_SETF + ); + REG_1_19_RSTF_855 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_19_RSTF_IN2, + O => REG_1_19_RSTF + ); + REG_1_19_EXP_tsimrenamed_net_Q_856 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_1_19_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_REG_1_19_EXP_tsimrenamed_net_IN5, + I6 => REG_1_18, + O => REG_1_19_EXP_tsimrenamed_net_Q + ); + REG_1_2_857 : X_BUF + port map ( + I => REG_1_2_Q, + O => REG_1_2 + ); + REG_1_2_tsimcreated_xor_Q_858 : X_XOR2 + port map ( + I0 => REG_1_2_D, + I1 => REG_1_2_Q, + O => REG_1_2_tsimcreated_xor_Q + ); + REG_1_2_tsimcreated_set_and_noreset_Q_859 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_2_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_2_SETF, + O => REG_1_2_tsimcreated_set_and_noreset_Q + ); + REG_1_2_tsimcreated_prld_Q_860 : X_OR2 + port map ( + I0 => REG_1_2_RSTF, + I1 => PRLD, + O => REG_1_2_tsimcreated_prld_Q + ); + REG_1_2_REG : X_FF + port map ( + I => REG_1_2_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_2_CLKF, + SET => REG_1_2_tsimcreated_set_and_noreset_Q, + RST => REG_1_2_tsimcreated_prld_Q, + O => REG_1_2_Q + ); + REG_1_2_D_861 : X_XOR2 + port map ( + I0 => REG_1_2_D1, + I1 => REG_1_2_D2, + O => REG_1_2_D + ); + REG_1_2_D1_862 : X_ZERO + port map ( + O => REG_1_2_D1 + ); + REG_1_2_D2_PT_0_863 : X_AND2 + port map ( + I0 => REG_1_3_EXP, + I1 => REG_1_3_EXP, + O => REG_1_2_D2_PT_0 + ); + REG_1_2_D2_PT_1_864 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_2_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_2_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_1, + I5 => NlwInverterSignal_REG_1_2_D2_PT_1_IN5, + O => REG_1_2_D2_PT_1 + ); + REG_1_2_D2_PT_2_865 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_2_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_2_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_2_D2_PT_2_IN4, + I5 => REG_1_2, + O => REG_1_2_D2_PT_2 + ); + REG_1_2_D2_866 : X_OR3 + port map ( + I0 => REG_1_2_D2_PT_0, + I1 => REG_1_2_D2_PT_1, + I2 => REG_1_2_D2_PT_2, + O => REG_1_2_D2 + ); + REG_1_2_CLKF_867 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_2_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_2_CLKF_IN1, + O => REG_1_2_CLKF + ); + REG_1_2_SETF_868 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_2_IBUF, + O => REG_1_2_SETF + ); + REG_1_2_RSTF_869 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_2_RSTF_IN2, + O => REG_1_2_RSTF + ); + REG_1_20_870 : X_BUF + port map ( + I => REG_1_20_Q, + O => REG_1_20 + ); + REG_1_20_tsimcreated_xor_Q_871 : X_XOR2 + port map ( + I0 => REG_1_20_D, + I1 => REG_1_20_Q, + O => REG_1_20_tsimcreated_xor_Q + ); + REG_1_20_tsimcreated_set_and_noreset_Q_872 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_20_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_20_SETF, + O => REG_1_20_tsimcreated_set_and_noreset_Q + ); + REG_1_20_tsimcreated_prld_Q_873 : X_OR2 + port map ( + I0 => REG_1_20_RSTF, + I1 => PRLD, + O => REG_1_20_tsimcreated_prld_Q + ); + REG_1_20_REG : X_FF + port map ( + I => REG_1_20_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_20_CLKF, + SET => REG_1_20_tsimcreated_set_and_noreset_Q, + RST => REG_1_20_tsimcreated_prld_Q, + O => REG_1_20_Q + ); + REG_1_20_D_874 : X_XOR2 + port map ( + I0 => REG_1_20_D1, + I1 => REG_1_20_D2, + O => REG_1_20_D + ); + REG_1_20_D1_875 : X_ZERO + port map ( + O => REG_1_20_D1 + ); + REG_1_20_D2_PT_0_876 : X_AND2 + port map ( + I0 => EXP63_EXP, + I1 => EXP63_EXP, + O => REG_1_20_D2_PT_0 + ); + REG_1_20_D2_PT_1_877 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_20_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_20_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_19, + I5 => NlwInverterSignal_REG_1_20_D2_PT_1_IN5, + O => REG_1_20_D2_PT_1 + ); + REG_1_20_D2_PT_2_878 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_20_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_20_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_20_D2_PT_2_IN4, + I5 => REG_1_20, + O => REG_1_20_D2_PT_2 + ); + REG_1_20_D2_879 : X_OR3 + port map ( + I0 => REG_1_20_D2_PT_0, + I1 => REG_1_20_D2_PT_1, + I2 => REG_1_20_D2_PT_2, + O => REG_1_20_D2 + ); + REG_1_20_CLKF_880 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_20_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_20_CLKF_IN1, + O => REG_1_20_CLKF + ); + REG_1_20_SETF_881 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_20_IBUF, + O => REG_1_20_SETF + ); + REG_1_20_RSTF_882 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_20_RSTF_IN2, + O => REG_1_20_RSTF + ); + REG_1_21_883 : X_BUF + port map ( + I => REG_1_21_Q, + O => REG_1_21 + ); + REG_1_21_tsimcreated_xor_Q_884 : X_XOR2 + port map ( + I0 => REG_1_21_D, + I1 => REG_1_21_Q, + O => REG_1_21_tsimcreated_xor_Q + ); + REG_1_21_tsimcreated_set_and_noreset_Q_885 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_21_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_21_SETF, + O => REG_1_21_tsimcreated_set_and_noreset_Q + ); + REG_1_21_tsimcreated_prld_Q_886 : X_OR2 + port map ( + I0 => REG_1_21_RSTF, + I1 => PRLD, + O => REG_1_21_tsimcreated_prld_Q + ); + REG_1_21_REG : X_FF + port map ( + I => REG_1_21_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_21_CLKF, + SET => REG_1_21_tsimcreated_set_and_noreset_Q, + RST => REG_1_21_tsimcreated_prld_Q, + O => REG_1_21_Q + ); + REG_1_21_D_887 : X_XOR2 + port map ( + I0 => REG_1_21_D1, + I1 => REG_1_21_D2, + O => REG_1_21_D + ); + REG_1_21_D1_888 : X_ZERO + port map ( + O => REG_1_21_D1 + ); + REG_1_21_D2_PT_0_889 : X_AND2 + port map ( + I0 => EXP62_EXP, + I1 => EXP62_EXP, + O => REG_1_21_D2_PT_0 + ); + REG_1_21_D2_PT_1_890 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_21_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_21_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_20, + I5 => NlwInverterSignal_REG_1_21_D2_PT_1_IN5, + O => REG_1_21_D2_PT_1 + ); + REG_1_21_D2_PT_2_891 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_21_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_21_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_21_D2_PT_2_IN4, + I5 => REG_1_21, + O => REG_1_21_D2_PT_2 + ); + REG_1_21_D2_892 : X_OR3 + port map ( + I0 => REG_1_21_D2_PT_0, + I1 => REG_1_21_D2_PT_1, + I2 => REG_1_21_D2_PT_2, + O => REG_1_21_D2 + ); + REG_1_21_CLKF_893 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_21_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_21_CLKF_IN1, + O => REG_1_21_CLKF + ); + REG_1_21_SETF_894 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_21_IBUF, + O => REG_1_21_SETF + ); + REG_1_21_RSTF_895 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_21_RSTF_IN2, + O => REG_1_21_RSTF + ); + REG_1_22_896 : X_BUF + port map ( + I => REG_1_22_Q, + O => REG_1_22 + ); + REG_1_22_tsimcreated_xor_Q_897 : X_XOR2 + port map ( + I0 => REG_1_22_D, + I1 => REG_1_22_Q, + O => REG_1_22_tsimcreated_xor_Q + ); + REG_1_22_tsimcreated_set_and_noreset_Q_898 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_22_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_22_SETF, + O => REG_1_22_tsimcreated_set_and_noreset_Q + ); + REG_1_22_tsimcreated_prld_Q_899 : X_OR2 + port map ( + I0 => REG_1_22_RSTF, + I1 => PRLD, + O => REG_1_22_tsimcreated_prld_Q + ); + REG_1_22_REG : X_FF + port map ( + I => REG_1_22_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_22_CLKF, + SET => REG_1_22_tsimcreated_set_and_noreset_Q, + RST => REG_1_22_tsimcreated_prld_Q, + O => REG_1_22_Q + ); + REG_1_22_D_900 : X_XOR2 + port map ( + I0 => REG_1_22_D1, + I1 => REG_1_22_D2, + O => REG_1_22_D + ); + REG_1_22_D1_901 : X_ZERO + port map ( + O => REG_1_22_D1 + ); + REG_1_22_D2_PT_0_902 : X_AND2 + port map ( + I0 => EXP59_EXP, + I1 => EXP59_EXP, + O => REG_1_22_D2_PT_0 + ); + REG_1_22_D2_PT_1_903 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_22_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_22_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_21, + I5 => NlwInverterSignal_REG_1_22_D2_PT_1_IN5, + O => REG_1_22_D2_PT_1 + ); + REG_1_22_D2_PT_2_904 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_22_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_22_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_22_D2_PT_2_IN4, + I5 => REG_1_22, + O => REG_1_22_D2_PT_2 + ); + REG_1_22_D2_905 : X_OR3 + port map ( + I0 => REG_1_22_D2_PT_0, + I1 => REG_1_22_D2_PT_1, + I2 => REG_1_22_D2_PT_2, + O => REG_1_22_D2 + ); + REG_1_22_CLKF_906 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_22_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_22_CLKF_IN1, + O => REG_1_22_CLKF + ); + REG_1_22_SETF_907 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_22_IBUF, + O => REG_1_22_SETF + ); + REG_1_22_RSTF_908 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_22_RSTF_IN2, + O => REG_1_22_RSTF + ); + REG_1_23_909 : X_BUF + port map ( + I => REG_1_23_Q, + O => REG_1_23 + ); + REG_1_23_tsimcreated_xor_Q_910 : X_XOR2 + port map ( + I0 => REG_1_23_D, + I1 => REG_1_23_Q, + O => REG_1_23_tsimcreated_xor_Q + ); + REG_1_23_tsimcreated_set_and_noreset_Q_911 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_23_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_23_SETF, + O => REG_1_23_tsimcreated_set_and_noreset_Q + ); + REG_1_23_tsimcreated_prld_Q_912 : X_OR2 + port map ( + I0 => REG_1_23_RSTF, + I1 => PRLD, + O => REG_1_23_tsimcreated_prld_Q + ); + REG_1_23_REG : X_FF + port map ( + I => REG_1_23_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_23_CLKF, + SET => REG_1_23_tsimcreated_set_and_noreset_Q, + RST => REG_1_23_tsimcreated_prld_Q, + O => REG_1_23_Q + ); + REG_1_23_D_913 : X_XOR2 + port map ( + I0 => REG_1_23_D1, + I1 => REG_1_23_D2, + O => REG_1_23_D + ); + REG_1_23_D1_914 : X_ZERO + port map ( + O => REG_1_23_D1 + ); + REG_1_23_D2_PT_0_915 : X_AND2 + port map ( + I0 => REG_0_27_EXP, + I1 => REG_0_27_EXP, + O => REG_1_23_D2_PT_0 + ); + REG_1_23_D2_PT_1_916 : X_AND2 + port map ( + I0 => REG_1_24_EXP, + I1 => REG_1_24_EXP, + O => REG_1_23_D2_PT_1 + ); + REG_1_23_D2_PT_2_917 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_23_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_23_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_23, + I5 => NlwInverterSignal_REG_1_23_D2_PT_2_IN5, + O => REG_1_23_D2_PT_2 + ); + REG_1_23_D2_PT_3_918 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_23_D2_PT_3_IN0, + I1 => NlwInverterSignal_REG_1_23_D2_PT_3_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_23_D2_PT_3_IN4, + I5 => REG_1_22, + O => REG_1_23_D2_PT_3 + ); + REG_1_23_D2_919 : X_OR4 + port map ( + I0 => REG_1_23_D2_PT_0, + I1 => REG_1_23_D2_PT_1, + I2 => REG_1_23_D2_PT_2, + I3 => REG_1_23_D2_PT_3, + O => REG_1_23_D2 + ); + REG_1_23_CLKF_920 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_23_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_23_CLKF_IN1, + O => REG_1_23_CLKF + ); + REG_1_23_SETF_921 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_23_IBUF, + O => REG_1_23_SETF + ); + REG_1_23_RSTF_922 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_23_RSTF_IN2, + O => REG_1_23_RSTF + ); + REG_1_24_923 : X_BUF + port map ( + I => REG_1_24_Q, + O => REG_1_24 + ); + REG_1_24_EXP_924 : X_BUF + port map ( + I => REG_1_24_EXP_tsimrenamed_net_Q, + O => REG_1_24_EXP + ); + REG_1_24_tsimcreated_xor_Q_925 : X_XOR2 + port map ( + I0 => REG_1_24_D, + I1 => REG_1_24_Q, + O => REG_1_24_tsimcreated_xor_Q + ); + REG_1_24_tsimcreated_set_and_noreset_Q_926 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_24_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_24_SETF, + O => REG_1_24_tsimcreated_set_and_noreset_Q + ); + REG_1_24_tsimcreated_prld_Q_927 : X_OR2 + port map ( + I0 => REG_1_24_RSTF, + I1 => PRLD, + O => REG_1_24_tsimcreated_prld_Q + ); + REG_1_24_REG : X_FF + port map ( + I => REG_1_24_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_24_CLKF, + SET => REG_1_24_tsimcreated_set_and_noreset_Q, + RST => REG_1_24_tsimcreated_prld_Q, + O => REG_1_24_Q + ); + REG_1_24_D_928 : X_XOR2 + port map ( + I0 => REG_1_24_D1, + I1 => REG_1_24_D2, + O => REG_1_24_D + ); + REG_1_24_D1_929 : X_ZERO + port map ( + O => REG_1_24_D1 + ); + REG_1_24_D2_PT_0_930 : X_AND2 + port map ( + I0 => EXP38_EXP, + I1 => EXP38_EXP, + O => REG_1_24_D2_PT_0 + ); + REG_1_24_D2_PT_1_931 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_24_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_24_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_24_D2_PT_1_IN4, + I5 => REG_1_24, + O => REG_1_24_D2_PT_1 + ); + REG_1_24_D2_932 : X_OR2 + port map ( + I0 => REG_1_24_D2_PT_0, + I1 => REG_1_24_D2_PT_1, + O => REG_1_24_D2 + ); + REG_1_24_CLKF_933 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_24_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_24_CLKF_IN1, + O => REG_1_24_CLKF + ); + REG_1_24_SETF_934 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_24_IBUF, + O => REG_1_24_SETF + ); + REG_1_24_RSTF_935 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_24_RSTF_IN2, + O => REG_1_24_RSTF + ); + REG_1_24_EXP_tsimrenamed_net_Q_936 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_1_24_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_REG_1_24_EXP_tsimrenamed_net_IN5, + I6 => REG_1_23, + O => REG_1_24_EXP_tsimrenamed_net_Q + ); + REG_1_25_937 : X_BUF + port map ( + I => REG_1_25_Q, + O => REG_1_25 + ); + REG_1_25_tsimcreated_xor_Q_938 : X_XOR2 + port map ( + I0 => REG_1_25_D, + I1 => REG_1_25_Q, + O => REG_1_25_tsimcreated_xor_Q + ); + REG_1_25_tsimcreated_set_and_noreset_Q_939 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_25_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_25_SETF, + O => REG_1_25_tsimcreated_set_and_noreset_Q + ); + REG_1_25_tsimcreated_prld_Q_940 : X_OR2 + port map ( + I0 => REG_1_25_RSTF, + I1 => PRLD, + O => REG_1_25_tsimcreated_prld_Q + ); + REG_1_25_REG : X_FF + port map ( + I => REG_1_25_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_25_CLKF, + SET => REG_1_25_tsimcreated_set_and_noreset_Q, + RST => REG_1_25_tsimcreated_prld_Q, + O => REG_1_25_Q + ); + REG_1_25_D_941 : X_XOR2 + port map ( + I0 => REG_1_25_D1, + I1 => REG_1_25_D2, + O => REG_1_25_D + ); + REG_1_25_D1_942 : X_ZERO + port map ( + O => REG_1_25_D1 + ); + REG_1_25_D2_PT_0_943 : X_AND2 + port map ( + I0 => EXP41_EXP, + I1 => EXP41_EXP, + O => REG_1_25_D2_PT_0 + ); + REG_1_25_D2_PT_1_944 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_25_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_25_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_24, + I5 => NlwInverterSignal_REG_1_25_D2_PT_1_IN5, + O => REG_1_25_D2_PT_1 + ); + REG_1_25_D2_PT_2_945 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_25_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_25_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_25_D2_PT_2_IN4, + I5 => REG_1_25, + O => REG_1_25_D2_PT_2 + ); + REG_1_25_D2_946 : X_OR3 + port map ( + I0 => REG_1_25_D2_PT_0, + I1 => REG_1_25_D2_PT_1, + I2 => REG_1_25_D2_PT_2, + O => REG_1_25_D2 + ); + REG_1_25_CLKF_947 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_25_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_25_CLKF_IN1, + O => REG_1_25_CLKF + ); + REG_1_25_SETF_948 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_25_IBUF, + O => REG_1_25_SETF + ); + REG_1_25_RSTF_949 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_25_RSTF_IN2, + O => REG_1_25_RSTF + ); + REG_1_26_950 : X_BUF + port map ( + I => REG_1_26_Q, + O => REG_1_26 + ); + REG_1_26_tsimcreated_xor_Q_951 : X_XOR2 + port map ( + I0 => REG_1_26_D, + I1 => REG_1_26_Q, + O => REG_1_26_tsimcreated_xor_Q + ); + REG_1_26_tsimcreated_set_and_noreset_Q_952 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_26_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_26_SETF, + O => REG_1_26_tsimcreated_set_and_noreset_Q + ); + REG_1_26_tsimcreated_prld_Q_953 : X_OR2 + port map ( + I0 => REG_1_26_RSTF, + I1 => PRLD, + O => REG_1_26_tsimcreated_prld_Q + ); + REG_1_26_REG : X_FF + port map ( + I => REG_1_26_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_26_CLKF, + SET => REG_1_26_tsimcreated_set_and_noreset_Q, + RST => REG_1_26_tsimcreated_prld_Q, + O => REG_1_26_Q + ); + REG_1_26_D_954 : X_XOR2 + port map ( + I0 => REG_1_26_D1, + I1 => REG_1_26_D2, + O => REG_1_26_D + ); + REG_1_26_D1_955 : X_ZERO + port map ( + O => REG_1_26_D1 + ); + REG_1_26_D2_PT_0_956 : X_AND2 + port map ( + I0 => EXP40_EXP, + I1 => EXP40_EXP, + O => REG_1_26_D2_PT_0 + ); + REG_1_26_D2_PT_1_957 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_26_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_26_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_25, + I5 => NlwInverterSignal_REG_1_26_D2_PT_1_IN5, + O => REG_1_26_D2_PT_1 + ); + REG_1_26_D2_PT_2_958 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_26_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_26_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_26_D2_PT_2_IN4, + I5 => REG_1_26, + O => REG_1_26_D2_PT_2 + ); + REG_1_26_D2_959 : X_OR3 + port map ( + I0 => REG_1_26_D2_PT_0, + I1 => REG_1_26_D2_PT_1, + I2 => REG_1_26_D2_PT_2, + O => REG_1_26_D2 + ); + REG_1_26_CLKF_960 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_26_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_26_CLKF_IN1, + O => REG_1_26_CLKF + ); + REG_1_26_SETF_961 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_26_IBUF, + O => REG_1_26_SETF + ); + REG_1_26_RSTF_962 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_26_RSTF_IN2, + O => REG_1_26_RSTF + ); + REG_1_27_963 : X_BUF + port map ( + I => REG_1_27_Q, + O => REG_1_27 + ); + REG_1_27_tsimcreated_xor_Q_964 : X_XOR2 + port map ( + I0 => REG_1_27_D, + I1 => REG_1_27_Q, + O => REG_1_27_tsimcreated_xor_Q + ); + REG_1_27_tsimcreated_set_and_noreset_Q_965 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_27_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_27_SETF, + O => REG_1_27_tsimcreated_set_and_noreset_Q + ); + REG_1_27_tsimcreated_prld_Q_966 : X_OR2 + port map ( + I0 => REG_1_27_RSTF, + I1 => PRLD, + O => REG_1_27_tsimcreated_prld_Q + ); + REG_1_27_REG : X_FF + port map ( + I => REG_1_27_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_27_CLKF, + SET => REG_1_27_tsimcreated_set_and_noreset_Q, + RST => REG_1_27_tsimcreated_prld_Q, + O => REG_1_27_Q + ); + REG_1_27_D_967 : X_XOR2 + port map ( + I0 => REG_1_27_D1, + I1 => REG_1_27_D2, + O => REG_1_27_D + ); + REG_1_27_D1_968 : X_ZERO + port map ( + O => REG_1_27_D1 + ); + REG_1_27_D2_PT_0_969 : X_AND2 + port map ( + I0 => EXP37_EXP, + I1 => EXP37_EXP, + O => REG_1_27_D2_PT_0 + ); + REG_1_27_D2_PT_1_970 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_27_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_27_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_26, + I5 => NlwInverterSignal_REG_1_27_D2_PT_1_IN5, + O => REG_1_27_D2_PT_1 + ); + REG_1_27_D2_PT_2_971 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_27_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_27_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_27_D2_PT_2_IN4, + I5 => REG_1_27, + O => REG_1_27_D2_PT_2 + ); + REG_1_27_D2_972 : X_OR3 + port map ( + I0 => REG_1_27_D2_PT_0, + I1 => REG_1_27_D2_PT_1, + I2 => REG_1_27_D2_PT_2, + O => REG_1_27_D2 + ); + REG_1_27_CLKF_973 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_27_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_27_CLKF_IN1, + O => REG_1_27_CLKF + ); + REG_1_27_SETF_974 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_27_IBUF, + O => REG_1_27_SETF + ); + REG_1_27_RSTF_975 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_27_RSTF_IN2, + O => REG_1_27_RSTF + ); + REG_1_28_976 : X_BUF + port map ( + I => REG_1_28_Q, + O => REG_1_28 + ); + REG_1_28_tsimcreated_xor_Q_977 : X_XOR2 + port map ( + I0 => REG_1_28_D, + I1 => REG_1_28_Q, + O => REG_1_28_tsimcreated_xor_Q + ); + REG_1_28_tsimcreated_set_and_noreset_Q_978 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_28_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_28_SETF, + O => REG_1_28_tsimcreated_set_and_noreset_Q + ); + REG_1_28_tsimcreated_prld_Q_979 : X_OR2 + port map ( + I0 => REG_1_28_RSTF, + I1 => PRLD, + O => REG_1_28_tsimcreated_prld_Q + ); + REG_1_28_REG : X_FF + port map ( + I => REG_1_28_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_28_CLKF, + SET => REG_1_28_tsimcreated_set_and_noreset_Q, + RST => REG_1_28_tsimcreated_prld_Q, + O => REG_1_28_Q + ); + REG_1_28_D_980 : X_XOR2 + port map ( + I0 => REG_1_28_D1, + I1 => REG_1_28_D2, + O => REG_1_28_D + ); + REG_1_28_D1_981 : X_ZERO + port map ( + O => REG_1_28_D1 + ); + REG_1_28_D2_PT_0_982 : X_AND2 + port map ( + I0 => EXP68_EXP, + I1 => EXP68_EXP, + O => REG_1_28_D2_PT_0 + ); + REG_1_28_D2_PT_1_983 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_28_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_28_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_27, + I5 => NlwInverterSignal_REG_1_28_D2_PT_1_IN5, + O => REG_1_28_D2_PT_1 + ); + REG_1_28_D2_PT_2_984 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_28_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_28_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_28_D2_PT_2_IN4, + I5 => REG_1_28, + O => REG_1_28_D2_PT_2 + ); + REG_1_28_D2_985 : X_OR3 + port map ( + I0 => REG_1_28_D2_PT_0, + I1 => REG_1_28_D2_PT_1, + I2 => REG_1_28_D2_PT_2, + O => REG_1_28_D2 + ); + REG_1_28_CLKF_986 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_28_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_28_CLKF_IN1, + O => REG_1_28_CLKF + ); + REG_1_28_SETF_987 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_28_IBUF, + O => REG_1_28_SETF + ); + REG_1_28_RSTF_988 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_28_RSTF_IN2, + O => REG_1_28_RSTF + ); + REG_1_29_989 : X_BUF + port map ( + I => REG_1_29_Q, + O => REG_1_29 + ); + REG_1_29_tsimcreated_xor_Q_990 : X_XOR2 + port map ( + I0 => REG_1_29_D, + I1 => REG_1_29_Q, + O => REG_1_29_tsimcreated_xor_Q + ); + REG_1_29_tsimcreated_set_and_noreset_Q_991 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_29_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_29_SETF, + O => REG_1_29_tsimcreated_set_and_noreset_Q + ); + REG_1_29_tsimcreated_prld_Q_992 : X_OR2 + port map ( + I0 => REG_1_29_RSTF, + I1 => PRLD, + O => REG_1_29_tsimcreated_prld_Q + ); + REG_1_29_REG : X_FF + port map ( + I => REG_1_29_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_29_CLKF, + SET => REG_1_29_tsimcreated_set_and_noreset_Q, + RST => REG_1_29_tsimcreated_prld_Q, + O => REG_1_29_Q + ); + REG_1_29_D_993 : X_XOR2 + port map ( + I0 => REG_1_29_D1, + I1 => REG_1_29_D2, + O => REG_1_29_D + ); + REG_1_29_D1_994 : X_ZERO + port map ( + O => REG_1_29_D1 + ); + REG_1_29_D2_PT_0_995 : X_AND2 + port map ( + I0 => EXP28_EXP, + I1 => EXP28_EXP, + O => REG_1_29_D2_PT_0 + ); + REG_1_29_D2_PT_1_996 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_29_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_29_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_28, + I5 => NlwInverterSignal_REG_1_29_D2_PT_1_IN5, + O => REG_1_29_D2_PT_1 + ); + REG_1_29_D2_PT_2_997 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_29_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_29_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_29_D2_PT_2_IN4, + I5 => REG_1_29, + O => REG_1_29_D2_PT_2 + ); + REG_1_29_D2_998 : X_OR3 + port map ( + I0 => REG_1_29_D2_PT_0, + I1 => REG_1_29_D2_PT_1, + I2 => REG_1_29_D2_PT_2, + O => REG_1_29_D2 + ); + REG_1_29_CLKF_999 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_29_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_29_CLKF_IN1, + O => REG_1_29_CLKF + ); + REG_1_29_SETF_1000 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_29_IBUF, + O => REG_1_29_SETF + ); + REG_1_29_RSTF_1001 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_29_RSTF_IN2, + O => REG_1_29_RSTF + ); + REG_1_3_1002 : X_BUF + port map ( + I => REG_1_3_Q, + O => REG_1_3 + ); + REG_1_3_EXP_1003 : X_BUF + port map ( + I => REG_1_3_EXP_tsimrenamed_net_Q, + O => REG_1_3_EXP + ); + REG_1_3_tsimcreated_xor_Q_1004 : X_XOR2 + port map ( + I0 => REG_1_3_D, + I1 => REG_1_3_Q, + O => REG_1_3_tsimcreated_xor_Q + ); + REG_1_3_tsimcreated_set_and_noreset_Q_1005 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_3_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_3_SETF, + O => REG_1_3_tsimcreated_set_and_noreset_Q + ); + REG_1_3_tsimcreated_prld_Q_1006 : X_OR2 + port map ( + I0 => REG_1_3_RSTF, + I1 => PRLD, + O => REG_1_3_tsimcreated_prld_Q + ); + REG_1_3_REG : X_FF + port map ( + I => REG_1_3_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_3_CLKF, + SET => REG_1_3_tsimcreated_set_and_noreset_Q, + RST => REG_1_3_tsimcreated_prld_Q, + O => REG_1_3_Q + ); + REG_1_3_D_1007 : X_XOR2 + port map ( + I0 => REG_1_3_D1, + I1 => REG_1_3_D2, + O => REG_1_3_D + ); + REG_1_3_D1_1008 : X_ZERO + port map ( + O => REG_1_3_D1 + ); + REG_1_3_D2_1009 : X_AND2 + port map ( + I0 => EXP53_EXP, + I1 => EXP53_EXP, + O => REG_1_3_D2 + ); + REG_1_3_CLKF_1010 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_3_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_3_CLKF_IN1, + O => REG_1_3_CLKF + ); + REG_1_3_SETF_1011 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_3_IBUF, + O => REG_1_3_SETF + ); + REG_1_3_RSTF_1012 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_3_RSTF_IN2, + O => REG_1_3_RSTF + ); + REG_1_3_EXP_PT_0_1013 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_1_3_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_2_IBUF, + I6 => NlwInverterSignal_REG_1_3_EXP_PT_0_IN6, + O => REG_1_3_EXP_PT_0 + ); + REG_1_3_EXP_PT_1_1014 : X_AND7 + port map ( + I0 => NlwInverterSignal_REG_1_3_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_REG_1_3_EXP_PT_1_IN5, + I6 => REG_1_2, + O => REG_1_3_EXP_PT_1 + ); + REG_1_3_EXP_tsimrenamed_net_Q_1015 : X_OR2 + port map ( + I0 => REG_1_3_EXP_PT_0, + I1 => REG_1_3_EXP_PT_1, + O => REG_1_3_EXP_tsimrenamed_net_Q + ); + REG_1_30_1016 : X_BUF + port map ( + I => REG_1_30_Q, + O => REG_1_30 + ); + REG_1_30_tsimcreated_xor_Q_1017 : X_XOR2 + port map ( + I0 => REG_1_30_D, + I1 => REG_1_30_Q, + O => REG_1_30_tsimcreated_xor_Q + ); + REG_1_30_tsimcreated_set_and_noreset_Q_1018 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_30_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_30_SETF, + O => REG_1_30_tsimcreated_set_and_noreset_Q + ); + REG_1_30_tsimcreated_prld_Q_1019 : X_OR2 + port map ( + I0 => REG_1_30_RSTF, + I1 => PRLD, + O => REG_1_30_tsimcreated_prld_Q + ); + REG_1_30_REG : X_FF + port map ( + I => REG_1_30_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_30_CLKF, + SET => REG_1_30_tsimcreated_set_and_noreset_Q, + RST => REG_1_30_tsimcreated_prld_Q, + O => REG_1_30_Q + ); + REG_1_30_D_1020 : X_XOR2 + port map ( + I0 => REG_1_30_D1, + I1 => REG_1_30_D2, + O => REG_1_30_D + ); + REG_1_30_D1_1021 : X_ZERO + port map ( + O => REG_1_30_D1 + ); + REG_1_30_D2_PT_0_1022 : X_AND2 + port map ( + I0 => DOUT_OBUFE_EXP, + I1 => DOUT_OBUFE_EXP, + O => REG_1_30_D2_PT_0 + ); + REG_1_30_D2_PT_1_1023 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_30_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_30_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_29, + I5 => NlwInverterSignal_REG_1_30_D2_PT_1_IN5, + O => REG_1_30_D2_PT_1 + ); + REG_1_30_D2_PT_2_1024 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_30_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_30_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_30_D2_PT_2_IN4, + I5 => REG_1_30, + O => REG_1_30_D2_PT_2 + ); + REG_1_30_D2_1025 : X_OR3 + port map ( + I0 => REG_1_30_D2_PT_0, + I1 => REG_1_30_D2_PT_1, + I2 => REG_1_30_D2_PT_2, + O => REG_1_30_D2 + ); + REG_1_30_CLKF_1026 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_30_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_30_CLKF_IN1, + O => REG_1_30_CLKF + ); + REG_1_30_SETF_1027 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_30_IBUF, + O => REG_1_30_SETF + ); + REG_1_30_RSTF_1028 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_30_RSTF_IN2, + O => REG_1_30_RSTF + ); + REG_1_31_1029 : X_BUF + port map ( + I => REG_1_31_Q, + O => REG_1_31 + ); + REG_1_31_tsimcreated_xor_Q_1030 : X_XOR2 + port map ( + I0 => REG_1_31_D, + I1 => REG_1_31_Q, + O => REG_1_31_tsimcreated_xor_Q + ); + REG_1_31_tsimcreated_set_and_noreset_Q_1031 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_31_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_31_SETF, + O => REG_1_31_tsimcreated_set_and_noreset_Q + ); + REG_1_31_tsimcreated_prld_Q_1032 : X_OR2 + port map ( + I0 => REG_1_31_RSTF, + I1 => PRLD, + O => REG_1_31_tsimcreated_prld_Q + ); + REG_1_31_REG : X_FF + port map ( + I => REG_1_31_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_31_CLKF, + SET => REG_1_31_tsimcreated_set_and_noreset_Q, + RST => REG_1_31_tsimcreated_prld_Q, + O => REG_1_31_Q + ); + REG_1_31_D_1033 : X_XOR2 + port map ( + I0 => REG_1_31_D1, + I1 => REG_1_31_D2, + O => REG_1_31_D + ); + REG_1_31_D1_1034 : X_ZERO + port map ( + O => REG_1_31_D1 + ); + REG_1_31_D2_PT_0_1035 : X_AND2 + port map ( + I0 => EXP27_EXP, + I1 => EXP27_EXP, + O => REG_1_31_D2_PT_0 + ); + REG_1_31_D2_PT_1_1036 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_31_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_31_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_30, + I5 => NlwInverterSignal_REG_1_31_D2_PT_1_IN5, + O => REG_1_31_D2_PT_1 + ); + REG_1_31_D2_PT_2_1037 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_31_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_31_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_31_D2_PT_2_IN4, + I5 => REG_1_31, + O => REG_1_31_D2_PT_2 + ); + REG_1_31_D2_1038 : X_OR3 + port map ( + I0 => REG_1_31_D2_PT_0, + I1 => REG_1_31_D2_PT_1, + I2 => REG_1_31_D2_PT_2, + O => REG_1_31_D2 + ); + REG_1_31_CLKF_1039 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_31_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_31_CLKF_IN1, + O => REG_1_31_CLKF + ); + REG_1_31_SETF_1040 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_31_IBUF, + O => REG_1_31_SETF + ); + REG_1_31_RSTF_1041 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_31_RSTF_IN2, + O => REG_1_31_RSTF + ); + REG_1_4_1042 : X_BUF + port map ( + I => REG_1_4_Q, + O => REG_1_4 + ); + REG_1_4_tsimcreated_xor_Q_1043 : X_XOR2 + port map ( + I0 => REG_1_4_D, + I1 => REG_1_4_Q, + O => REG_1_4_tsimcreated_xor_Q + ); + REG_1_4_tsimcreated_set_and_noreset_Q_1044 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_4_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_4_SETF, + O => REG_1_4_tsimcreated_set_and_noreset_Q + ); + REG_1_4_tsimcreated_prld_Q_1045 : X_OR2 + port map ( + I0 => REG_1_4_RSTF, + I1 => PRLD, + O => REG_1_4_tsimcreated_prld_Q + ); + REG_1_4_REG : X_FF + port map ( + I => REG_1_4_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_4_CLKF, + SET => REG_1_4_tsimcreated_set_and_noreset_Q, + RST => REG_1_4_tsimcreated_prld_Q, + O => REG_1_4_Q + ); + REG_1_4_D_1046 : X_XOR2 + port map ( + I0 => REG_1_4_D1, + I1 => REG_1_4_D2, + O => REG_1_4_D + ); + REG_1_4_D1_1047 : X_ZERO + port map ( + O => REG_1_4_D1 + ); + REG_1_4_D2_PT_0_1048 : X_AND2 + port map ( + I0 => REG_1_0_EXP, + I1 => REG_1_0_EXP, + O => REG_1_4_D2_PT_0 + ); + REG_1_4_D2_PT_1_1049 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_4_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_4_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_4, + I5 => NlwInverterSignal_REG_1_4_D2_PT_1_IN5, + O => REG_1_4_D2_PT_1 + ); + REG_1_4_D2_PT_2_1050 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_4_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_4_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_4_D2_PT_2_IN4, + I5 => REG_1_3, + O => REG_1_4_D2_PT_2 + ); + REG_1_4_D2_1051 : X_OR3 + port map ( + I0 => REG_1_4_D2_PT_0, + I1 => REG_1_4_D2_PT_1, + I2 => REG_1_4_D2_PT_2, + O => REG_1_4_D2 + ); + REG_1_4_CLKF_1052 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_4_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_4_CLKF_IN1, + O => REG_1_4_CLKF + ); + REG_1_4_SETF_1053 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_4_IBUF, + O => REG_1_4_SETF + ); + REG_1_4_RSTF_1054 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_4_RSTF_IN2, + O => REG_1_4_RSTF + ); + REG_1_5_1055 : X_BUF + port map ( + I => REG_1_5_Q, + O => REG_1_5 + ); + REG_1_5_tsimcreated_xor_Q_1056 : X_XOR2 + port map ( + I0 => REG_1_5_D, + I1 => REG_1_5_Q, + O => REG_1_5_tsimcreated_xor_Q + ); + REG_1_5_tsimcreated_set_and_noreset_Q_1057 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_5_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_5_SETF, + O => REG_1_5_tsimcreated_set_and_noreset_Q + ); + REG_1_5_tsimcreated_prld_Q_1058 : X_OR2 + port map ( + I0 => REG_1_5_RSTF, + I1 => PRLD, + O => REG_1_5_tsimcreated_prld_Q + ); + REG_1_5_REG : X_FF + port map ( + I => REG_1_5_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_5_CLKF, + SET => REG_1_5_tsimcreated_set_and_noreset_Q, + RST => REG_1_5_tsimcreated_prld_Q, + O => REG_1_5_Q + ); + REG_1_5_D_1059 : X_XOR2 + port map ( + I0 => REG_1_5_D1, + I1 => REG_1_5_D2, + O => REG_1_5_D + ); + REG_1_5_D1_1060 : X_ZERO + port map ( + O => REG_1_5_D1 + ); + REG_1_5_D2_PT_0_1061 : X_AND2 + port map ( + I0 => EXP49_EXP, + I1 => EXP49_EXP, + O => REG_1_5_D2_PT_0 + ); + REG_1_5_D2_PT_1_1062 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_5_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_5_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_4, + I5 => NlwInverterSignal_REG_1_5_D2_PT_1_IN5, + O => REG_1_5_D2_PT_1 + ); + REG_1_5_D2_PT_2_1063 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_5_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_5_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_5_D2_PT_2_IN4, + I5 => REG_1_5, + O => REG_1_5_D2_PT_2 + ); + REG_1_5_D2_1064 : X_OR3 + port map ( + I0 => REG_1_5_D2_PT_0, + I1 => REG_1_5_D2_PT_1, + I2 => REG_1_5_D2_PT_2, + O => REG_1_5_D2 + ); + REG_1_5_CLKF_1065 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_5_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_5_CLKF_IN1, + O => REG_1_5_CLKF + ); + REG_1_5_SETF_1066 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_5_IBUF, + O => REG_1_5_SETF + ); + REG_1_5_RSTF_1067 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_5_RSTF_IN2, + O => REG_1_5_RSTF + ); + REG_1_6_1068 : X_BUF + port map ( + I => REG_1_6_Q, + O => REG_1_6 + ); + REG_1_6_tsimcreated_xor_Q_1069 : X_XOR2 + port map ( + I0 => REG_1_6_D, + I1 => REG_1_6_Q, + O => REG_1_6_tsimcreated_xor_Q + ); + REG_1_6_tsimcreated_set_and_noreset_Q_1070 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_6_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_6_SETF, + O => REG_1_6_tsimcreated_set_and_noreset_Q + ); + REG_1_6_tsimcreated_prld_Q_1071 : X_OR2 + port map ( + I0 => REG_1_6_RSTF, + I1 => PRLD, + O => REG_1_6_tsimcreated_prld_Q + ); + REG_1_6_REG : X_FF + port map ( + I => REG_1_6_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_6_CLKF, + SET => REG_1_6_tsimcreated_set_and_noreset_Q, + RST => REG_1_6_tsimcreated_prld_Q, + O => REG_1_6_Q + ); + REG_1_6_D_1072 : X_XOR2 + port map ( + I0 => REG_1_6_D1, + I1 => REG_1_6_D2, + O => REG_1_6_D + ); + REG_1_6_D1_1073 : X_ZERO + port map ( + O => REG_1_6_D1 + ); + REG_1_6_D2_PT_0_1074 : X_AND2 + port map ( + I0 => EXP50_EXP, + I1 => EXP50_EXP, + O => REG_1_6_D2_PT_0 + ); + REG_1_6_D2_PT_1_1075 : X_AND2 + port map ( + I0 => EXP51_EXP, + I1 => EXP51_EXP, + O => REG_1_6_D2_PT_1 + ); + REG_1_6_D2_PT_2_1076 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_6_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_6_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_5, + I5 => NlwInverterSignal_REG_1_6_D2_PT_2_IN5, + O => REG_1_6_D2_PT_2 + ); + REG_1_6_D2_PT_3_1077 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_6_D2_PT_3_IN0, + I1 => NlwInverterSignal_REG_1_6_D2_PT_3_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_6_D2_PT_3_IN4, + I5 => REG_1_6, + O => REG_1_6_D2_PT_3 + ); + REG_1_6_D2_1078 : X_OR4 + port map ( + I0 => REG_1_6_D2_PT_0, + I1 => REG_1_6_D2_PT_1, + I2 => REG_1_6_D2_PT_2, + I3 => REG_1_6_D2_PT_3, + O => REG_1_6_D2 + ); + REG_1_6_CLKF_1079 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_6_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_6_CLKF_IN1, + O => REG_1_6_CLKF + ); + REG_1_6_SETF_1080 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_6_IBUF, + O => REG_1_6_SETF + ); + REG_1_6_RSTF_1081 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_6_RSTF_IN2, + O => REG_1_6_RSTF + ); + REG_1_7_1082 : X_BUF + port map ( + I => REG_1_7_Q, + O => REG_1_7 + ); + REG_1_7_tsimcreated_xor_Q_1083 : X_XOR2 + port map ( + I0 => REG_1_7_D, + I1 => REG_1_7_Q, + O => REG_1_7_tsimcreated_xor_Q + ); + REG_1_7_tsimcreated_set_and_noreset_Q_1084 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_7_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_7_SETF, + O => REG_1_7_tsimcreated_set_and_noreset_Q + ); + REG_1_7_tsimcreated_prld_Q_1085 : X_OR2 + port map ( + I0 => REG_1_7_RSTF, + I1 => PRLD, + O => REG_1_7_tsimcreated_prld_Q + ); + REG_1_7_REG : X_FF + port map ( + I => REG_1_7_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_7_CLKF, + SET => REG_1_7_tsimcreated_set_and_noreset_Q, + RST => REG_1_7_tsimcreated_prld_Q, + O => REG_1_7_Q + ); + REG_1_7_D_1086 : X_XOR2 + port map ( + I0 => REG_1_7_D1, + I1 => REG_1_7_D2, + O => REG_1_7_D + ); + REG_1_7_D1_1087 : X_ZERO + port map ( + O => REG_1_7_D1 + ); + REG_1_7_D2_PT_0_1088 : X_AND2 + port map ( + I0 => EXP42_EXP, + I1 => EXP42_EXP, + O => REG_1_7_D2_PT_0 + ); + REG_1_7_D2_PT_1_1089 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_7_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_7_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_6, + I5 => NlwInverterSignal_REG_1_7_D2_PT_1_IN5, + O => REG_1_7_D2_PT_1 + ); + REG_1_7_D2_PT_2_1090 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_7_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_7_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_7_D2_PT_2_IN4, + I5 => REG_1_7, + O => REG_1_7_D2_PT_2 + ); + REG_1_7_D2_1091 : X_OR3 + port map ( + I0 => REG_1_7_D2_PT_0, + I1 => REG_1_7_D2_PT_1, + I2 => REG_1_7_D2_PT_2, + O => REG_1_7_D2 + ); + REG_1_7_CLKF_1092 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_7_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_7_CLKF_IN1, + O => REG_1_7_CLKF + ); + REG_1_7_SETF_1093 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_7_IBUF, + O => REG_1_7_SETF + ); + REG_1_7_RSTF_1094 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_7_RSTF_IN2, + O => REG_1_7_RSTF + ); + REG_1_8_1095 : X_BUF + port map ( + I => REG_1_8_Q, + O => REG_1_8 + ); + REG_1_8_tsimcreated_xor_Q_1096 : X_XOR2 + port map ( + I0 => REG_1_8_D, + I1 => REG_1_8_Q, + O => REG_1_8_tsimcreated_xor_Q + ); + REG_1_8_tsimcreated_set_and_noreset_Q_1097 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_8_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_8_SETF, + O => REG_1_8_tsimcreated_set_and_noreset_Q + ); + REG_1_8_tsimcreated_prld_Q_1098 : X_OR2 + port map ( + I0 => REG_1_8_RSTF, + I1 => PRLD, + O => REG_1_8_tsimcreated_prld_Q + ); + REG_1_8_REG : X_FF + port map ( + I => REG_1_8_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_8_CLKF, + SET => REG_1_8_tsimcreated_set_and_noreset_Q, + RST => REG_1_8_tsimcreated_prld_Q, + O => REG_1_8_Q + ); + REG_1_8_D_1099 : X_XOR2 + port map ( + I0 => REG_1_8_D1, + I1 => REG_1_8_D2, + O => REG_1_8_D + ); + REG_1_8_D1_1100 : X_ZERO + port map ( + O => REG_1_8_D1 + ); + REG_1_8_D2_PT_0_1101 : X_AND2 + port map ( + I0 => EXP47_EXP, + I1 => EXP47_EXP, + O => REG_1_8_D2_PT_0 + ); + REG_1_8_D2_PT_1_1102 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_8_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_8_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_7, + I5 => NlwInverterSignal_REG_1_8_D2_PT_1_IN5, + O => REG_1_8_D2_PT_1 + ); + REG_1_8_D2_PT_2_1103 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_8_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_8_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_8_D2_PT_2_IN4, + I5 => REG_1_8, + O => REG_1_8_D2_PT_2 + ); + REG_1_8_D2_1104 : X_OR3 + port map ( + I0 => REG_1_8_D2_PT_0, + I1 => REG_1_8_D2_PT_1, + I2 => REG_1_8_D2_PT_2, + O => REG_1_8_D2 + ); + REG_1_8_CLKF_1105 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_8_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_8_CLKF_IN1, + O => REG_1_8_CLKF + ); + REG_1_8_SETF_1106 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_8_IBUF, + O => REG_1_8_SETF + ); + REG_1_8_RSTF_1107 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_8_RSTF_IN2, + O => REG_1_8_RSTF + ); + REG_1_9_1108 : X_BUF + port map ( + I => REG_1_9_Q, + O => REG_1_9 + ); + REG_1_9_tsimcreated_xor_Q_1109 : X_XOR2 + port map ( + I0 => REG_1_9_D, + I1 => REG_1_9_Q, + O => REG_1_9_tsimcreated_xor_Q + ); + REG_1_9_tsimcreated_set_and_noreset_Q_1110 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_9_tsimcreated_set_and_noreset_IN0, + I1 => REG_1_9_SETF, + O => REG_1_9_tsimcreated_set_and_noreset_Q + ); + REG_1_9_tsimcreated_prld_Q_1111 : X_OR2 + port map ( + I0 => REG_1_9_RSTF, + I1 => PRLD, + O => REG_1_9_tsimcreated_prld_Q + ); + REG_1_9_REG : X_FF + port map ( + I => REG_1_9_tsimcreated_xor_Q, + CE => Vcc, + CLK => REG_1_9_CLKF, + SET => REG_1_9_tsimcreated_set_and_noreset_Q, + RST => REG_1_9_tsimcreated_prld_Q, + O => REG_1_9_Q + ); + REG_1_9_D_1112 : X_XOR2 + port map ( + I0 => REG_1_9_D1, + I1 => REG_1_9_D2, + O => REG_1_9_D + ); + REG_1_9_D1_1113 : X_ZERO + port map ( + O => REG_1_9_D1 + ); + REG_1_9_D2_PT_0_1114 : X_AND2 + port map ( + I0 => EXP44_EXP, + I1 => EXP44_EXP, + O => REG_1_9_D2_PT_0 + ); + REG_1_9_D2_PT_1_1115 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_9_D2_PT_1_IN0, + I1 => NlwInverterSignal_REG_1_9_D2_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_9, + I5 => NlwInverterSignal_REG_1_9_D2_PT_1_IN5, + O => REG_1_9_D2_PT_1 + ); + REG_1_9_D2_PT_2_1116 : X_AND6 + port map ( + I0 => NlwInverterSignal_REG_1_9_D2_PT_2_IN0, + I1 => NlwInverterSignal_REG_1_9_D2_PT_2_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_REG_1_9_D2_PT_2_IN4, + I5 => REG_1_8, + O => REG_1_9_D2_PT_2 + ); + REG_1_9_D2_1117 : X_OR3 + port map ( + I0 => REG_1_9_D2_PT_0, + I1 => REG_1_9_D2_PT_1, + I2 => REG_1_9_D2_PT_2, + O => REG_1_9_D2 + ); + REG_1_9_CLKF_1118 : X_AND2 + port map ( + I0 => NlwInverterSignal_REG_1_9_CLKF_IN0, + I1 => NlwInverterSignal_REG_1_9_CLKF_IN1, + O => REG_1_9_CLKF + ); + REG_1_9_SETF_1119 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => DIN_9_IBUF, + O => REG_1_9_SETF + ); + REG_1_9_RSTF_1120 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => writeBufId(0), + I2 => NlwInverterSignal_REG_1_9_RSTF_IN2, + O => REG_1_9_RSTF + ); + DOUT_OBUFE_1121 : X_BUF + port map ( + I => DOUT_OBUFE_Q, + O => DOUT_OBUFE + ); + DOUT_OBUFE_EXP_1122 : X_BUF + port map ( + I => DOUT_OBUFE_EXP_tsimrenamed_net_Q, + O => DOUT_OBUFE_EXP + ); + DOUT_OBUFE_OE_1123 : X_BUF + port map ( + I => DOUT_OBUFE_BUFOE_OUT, + O => DOUT_OBUFE_OE + ); + DOUT_OBUFE_BUFOE_OUT_1124 : X_BUF + port map ( + I => DOUT_OBUFE_TRST, + O => DOUT_OBUFE_BUFOE_OUT + ); + DOUT_OBUFE_Q_1125 : X_BUF + port map ( + I => DOUT_OBUFE_D, + O => DOUT_OBUFE_Q + ); + DOUT_OBUFE_D_1126 : X_XOR2 + port map ( + I0 => DOUT_OBUFE_D1, + I1 => DOUT_OBUFE_D2, + O => DOUT_OBUFE_D + ); + DOUT_OBUFE_D1_1127 : X_ZERO + port map ( + O => DOUT_OBUFE_D1 + ); + DOUT_OBUFE_D2_PT_0_1128 : X_AND2 + port map ( + I0 => readBufId(0), + I1 => REG_1_31, + O => DOUT_OBUFE_D2_PT_0 + ); + DOUT_OBUFE_D2_PT_1_1129 : X_AND2 + port map ( + I0 => NlwInverterSignal_DOUT_OBUFE_D2_PT_1_IN0, + I1 => REG_0_31, + O => DOUT_OBUFE_D2_PT_1 + ); + DOUT_OBUFE_D2_1130 : X_OR2 + port map ( + I0 => DOUT_OBUFE_D2_PT_0, + I1 => DOUT_OBUFE_D2_PT_1, + O => DOUT_OBUFE_D2 + ); + DOUT_OBUFE_TRST_1131 : X_AND2 + port map ( + I0 => NlwInverterSignal_DOUT_OBUFE_TRST_IN0, + I1 => nINIT_B_IBUF, + O => DOUT_OBUFE_TRST + ); + DOUT_OBUFE_EXP_PT_0_1132 : X_AND7 + port map ( + I0 => NlwInverterSignal_DOUT_OBUFE_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_30_IBUF, + I6 => NlwInverterSignal_DOUT_OBUFE_EXP_PT_0_IN6, + O => DOUT_OBUFE_EXP_PT_0 + ); + DOUT_OBUFE_EXP_PT_1_1133 : X_AND7 + port map ( + I0 => NlwInverterSignal_DOUT_OBUFE_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_DOUT_OBUFE_EXP_PT_1_IN5, + I6 => REG_1_30, + O => DOUT_OBUFE_EXP_PT_1 + ); + DOUT_OBUFE_EXP_tsimrenamed_net_Q_1134 : X_OR2 + port map ( + I0 => DOUT_OBUFE_EXP_PT_0, + I1 => DOUT_OBUFE_EXP_PT_1, + O => DOUT_OBUFE_EXP_tsimrenamed_net_Q + ); + state_0_Q_1135 : X_BUF + port map ( + I => state_0_Q, + O => state(0) + ); + state_0_EXP_1136 : X_BUF + port map ( + I => state_0_EXP_tsimrenamed_net_Q, + O => state_0_EXP + ); + state_0_tsimcreated_prld_Q_1137 : X_OR2 + port map ( + I0 => state_0_RSTF, + I1 => PRLD, + O => state_0_tsimcreated_prld_Q + ); + state_0_REG : X_FF + port map ( + I => state_0_D, + CE => Vcc, + CLK => state_0_CLKF, + SET => Gnd, + RST => state_0_tsimcreated_prld_Q, + O => state_0_Q + ); + state_0_D_1138 : X_XOR2 + port map ( + I0 => state_0_D1, + I1 => state_0_D2, + O => state_0_D + ); + state_0_D1_1139 : X_ZERO + port map ( + O => state_0_D1 + ); + state_0_D2_1140 : X_AND2 + port map ( + I0 => next_state(0), + I1 => next_state(0), + O => state_0_D2 + ); + state_0_CLKF_1141 : X_AND2 + port map ( + I0 => SCLK, + I1 => SCLK, + O => state_0_CLKF + ); + state_0_RSTF_1142 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => state_0_RSTF + ); + state_0_EXP_PT_0_1143 : X_AND7 + port map ( + I0 => NlwInverterSignal_state_0_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_state_0_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_state_0_EXP_PT_0_IN4, + I5 => DIN_19_IBUF, + I6 => NlwInverterSignal_state_0_EXP_PT_0_IN6, + O => state_0_EXP_PT_0 + ); + state_0_EXP_PT_1_1144 : X_AND7 + port map ( + I0 => NlwInverterSignal_state_0_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_state_0_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_state_0_EXP_PT_1_IN4, + I5 => NlwInverterSignal_state_0_EXP_PT_1_IN5, + I6 => REG_0_19, + O => state_0_EXP_PT_1 + ); + state_0_EXP_tsimrenamed_net_Q_1145 : X_OR2 + port map ( + I0 => state_0_EXP_PT_0, + I1 => state_0_EXP_PT_1, + O => state_0_EXP_tsimrenamed_net_Q + ); + state_1_Q_1146 : X_BUF + port map ( + I => state_1_Q, + O => state(1) + ); + state_1_EXP_1147 : X_BUF + port map ( + I => state_1_EXP_tsimrenamed_net_Q, + O => state_1_EXP + ); + state_1_tsimcreated_prld_Q_1148 : X_OR2 + port map ( + I0 => state_1_RSTF, + I1 => PRLD, + O => state_1_tsimcreated_prld_Q + ); + state_1_REG : X_FF + port map ( + I => state_1_D, + CE => Vcc, + CLK => state_1_CLKF, + SET => Gnd, + RST => state_1_tsimcreated_prld_Q, + O => state_1_Q + ); + state_1_D_1149 : X_XOR2 + port map ( + I0 => state_1_D1, + I1 => state_1_D2, + O => state_1_D + ); + state_1_D1_1150 : X_ZERO + port map ( + O => state_1_D1 + ); + state_1_D2_1151 : X_AND2 + port map ( + I0 => next_state(1), + I1 => next_state(1), + O => state_1_D2 + ); + state_1_CLKF_1152 : X_AND2 + port map ( + I0 => SCLK, + I1 => SCLK, + O => state_1_CLKF + ); + state_1_RSTF_1153 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => state_1_RSTF + ); + state_1_EXP_PT_0_1154 : X_AND7 + port map ( + I0 => NlwInverterSignal_state_1_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_state_1_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_state_1_EXP_PT_0_IN4, + I5 => DIN_25_IBUF, + I6 => NlwInverterSignal_state_1_EXP_PT_0_IN6, + O => state_1_EXP_PT_0 + ); + state_1_EXP_PT_1_1155 : X_AND7 + port map ( + I0 => NlwInverterSignal_state_1_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_state_1_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_state_1_EXP_PT_1_IN4, + I5 => NlwInverterSignal_state_1_EXP_PT_1_IN5, + I6 => REG_0_25, + O => state_1_EXP_PT_1 + ); + state_1_EXP_tsimrenamed_net_Q_1156 : X_OR2 + port map ( + I0 => state_1_EXP_PT_0, + I1 => state_1_EXP_PT_1, + O => state_1_EXP_tsimrenamed_net_Q + ); + CLK_SCALE_1_Q_1157 : X_BUF + port map ( + I => CLK_SCALE_1_Q, + O => CLK_SCALE(1) + ); + CLK_SCALE_1_EXP_1158 : X_BUF + port map ( + I => CLK_SCALE_1_EXP_tsimrenamed_net_Q, + O => CLK_SCALE_1_EXP + ); + CLK_SCALE_1_Q_1159 : X_BUF + port map ( + I => CLK_SCALE_1_D, + O => CLK_SCALE_1_Q + ); + CLK_SCALE_1_D_1160 : X_XOR2 + port map ( + I0 => CLK_SCALE_1_D1, + I1 => CLK_SCALE_1_D2, + O => CLK_SCALE_1_D + ); + CLK_SCALE_1_D1_1161 : X_ZERO + port map ( + O => CLK_SCALE_1_D1 + ); + CLK_SCALE_1_D2_PT_0_1162 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_1_D2_PT_0_IN0, + I1 => LOAD_PRESCALER_IBUF, + I2 => CCLK_PRESCALER_1_IBUF, + O => CLK_SCALE_1_D2_PT_0 + ); + CLK_SCALE_1_D2_PT_1_1163 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_1_D2_PT_1_IN0, + I1 => NlwInverterSignal_CLK_SCALE_1_D2_PT_1_IN1, + I2 => CLK_SCALE(1), + O => CLK_SCALE_1_D2_PT_1 + ); + CLK_SCALE_1_D2_PT_2_1164 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_1_D2_PT_2_IN0, + I1 => CLK_SCALE(1), + I2 => CCLK_PRESCALER_1_IBUF, + O => CLK_SCALE_1_D2_PT_2 + ); + CLK_SCALE_1_D2_1165 : X_OR3 + port map ( + I0 => CLK_SCALE_1_D2_PT_0, + I1 => CLK_SCALE_1_D2_PT_1, + I2 => CLK_SCALE_1_D2_PT_2, + O => CLK_SCALE_1_D2 + ); + CLK_SCALE_1_EXP_tsimrenamed_net_Q_1166 : X_AND4 + port map ( + I0 => RES_IBUF, + I1 => NlwInverterSignal_CLK_SCALE_1_EXP_tsimrenamed_net_IN1, + I2 => count(1), + I3 => NlwInverterSignal_CLK_SCALE_1_EXP_tsimrenamed_net_IN3, + O => CLK_SCALE_1_EXP_tsimrenamed_net_Q + ); + CLK_SCALE_2_Q_1167 : X_BUF + port map ( + I => CLK_SCALE_2_Q, + O => CLK_SCALE(2) + ); + CLK_SCALE_2_EXP_1168 : X_BUF + port map ( + I => CLK_SCALE_2_EXP_tsimrenamed_net_Q, + O => CLK_SCALE_2_EXP + ); + CLK_SCALE_2_Q_1169 : X_BUF + port map ( + I => CLK_SCALE_2_D, + O => CLK_SCALE_2_Q + ); + CLK_SCALE_2_D_1170 : X_XOR2 + port map ( + I0 => CLK_SCALE_2_D1, + I1 => CLK_SCALE_2_D2, + O => CLK_SCALE_2_D + ); + CLK_SCALE_2_D1_1171 : X_ZERO + port map ( + O => CLK_SCALE_2_D1 + ); + CLK_SCALE_2_D2_PT_0_1172 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_2_D2_PT_0_IN0, + I1 => LOAD_PRESCALER_IBUF, + I2 => CCLK_PRESCALER_2_IBUF, + O => CLK_SCALE_2_D2_PT_0 + ); + CLK_SCALE_2_D2_PT_1_1173 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_2_D2_PT_1_IN0, + I1 => NlwInverterSignal_CLK_SCALE_2_D2_PT_1_IN1, + I2 => CLK_SCALE(2), + O => CLK_SCALE_2_D2_PT_1 + ); + CLK_SCALE_2_D2_PT_2_1174 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_2_D2_PT_2_IN0, + I1 => CLK_SCALE(2), + I2 => CCLK_PRESCALER_2_IBUF, + O => CLK_SCALE_2_D2_PT_2 + ); + CLK_SCALE_2_D2_1175 : X_OR3 + port map ( + I0 => CLK_SCALE_2_D2_PT_0, + I1 => CLK_SCALE_2_D2_PT_1, + I2 => CLK_SCALE_2_D2_PT_2, + O => CLK_SCALE_2_D2 + ); + CLK_SCALE_2_EXP_PT_0_1176 : X_AND7 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN0, + I1 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN1, + I2 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN2, + I3 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN3, + I4 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN4, + I5 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN5, + I6 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN6, + O => CLK_SCALE_2_EXP_PT_0 + ); + CLK_SCALE_2_EXP_PT_1_1177 : X_AND7 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN0, + I1 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN1, + I2 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN2, + I3 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN3, + I4 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN4, + I5 => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN5, + I6 => CLK_SCALE(5), + O => CLK_SCALE_2_EXP_PT_1 + ); + CLK_SCALE_2_EXP_tsimrenamed_net_Q_1178 : X_OR2 + port map ( + I0 => CLK_SCALE_2_EXP_PT_0, + I1 => CLK_SCALE_2_EXP_PT_1, + O => CLK_SCALE_2_EXP_tsimrenamed_net_Q + ); + CLK_SCALE_3_Q_1179 : X_BUF + port map ( + I => CLK_SCALE_3_Q, + O => CLK_SCALE(3) + ); + CLK_SCALE_3_Q_1180 : X_BUF + port map ( + I => CLK_SCALE_3_D, + O => CLK_SCALE_3_Q + ); + CLK_SCALE_3_D_1181 : X_XOR2 + port map ( + I0 => CLK_SCALE_3_D1, + I1 => CLK_SCALE_3_D2, + O => CLK_SCALE_3_D + ); + CLK_SCALE_3_D1_1182 : X_ZERO + port map ( + O => CLK_SCALE_3_D1 + ); + CLK_SCALE_3_D2_PT_0_1183 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_3_D2_PT_0_IN0, + I1 => LOAD_PRESCALER_IBUF, + I2 => CCLK_PRESCALER_3_IBUF, + O => CLK_SCALE_3_D2_PT_0 + ); + CLK_SCALE_3_D2_PT_1_1184 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_3_D2_PT_1_IN0, + I1 => NlwInverterSignal_CLK_SCALE_3_D2_PT_1_IN1, + I2 => CLK_SCALE(3), + O => CLK_SCALE_3_D2_PT_1 + ); + CLK_SCALE_3_D2_PT_2_1185 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_3_D2_PT_2_IN0, + I1 => CLK_SCALE(3), + I2 => CCLK_PRESCALER_3_IBUF, + O => CLK_SCALE_3_D2_PT_2 + ); + CLK_SCALE_3_D2_1186 : X_OR3 + port map ( + I0 => CLK_SCALE_3_D2_PT_0, + I1 => CLK_SCALE_3_D2_PT_1, + I2 => CLK_SCALE_3_D2_PT_2, + O => CLK_SCALE_3_D2 + ); + CLK_SCALE_4_Q_1187 : X_BUF + port map ( + I => CLK_SCALE_4_Q, + O => CLK_SCALE(4) + ); + CLK_SCALE_4_Q_1188 : X_BUF + port map ( + I => CLK_SCALE_4_D, + O => CLK_SCALE_4_Q + ); + CLK_SCALE_4_D_1189 : X_XOR2 + port map ( + I0 => CLK_SCALE_4_D1, + I1 => CLK_SCALE_4_D2, + O => CLK_SCALE_4_D + ); + CLK_SCALE_4_D1_1190 : X_ZERO + port map ( + O => CLK_SCALE_4_D1 + ); + CLK_SCALE_4_D2_PT_0_1191 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_4_D2_PT_0_IN0, + I1 => LOAD_PRESCALER_IBUF, + I2 => CCLK_PRESCALER_4_IBUF, + O => CLK_SCALE_4_D2_PT_0 + ); + CLK_SCALE_4_D2_PT_1_1192 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_4_D2_PT_1_IN0, + I1 => NlwInverterSignal_CLK_SCALE_4_D2_PT_1_IN1, + I2 => CLK_SCALE(4), + O => CLK_SCALE_4_D2_PT_1 + ); + CLK_SCALE_4_D2_PT_2_1193 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_4_D2_PT_2_IN0, + I1 => CLK_SCALE(4), + I2 => CCLK_PRESCALER_4_IBUF, + O => CLK_SCALE_4_D2_PT_2 + ); + CLK_SCALE_4_D2_1194 : X_OR3 + port map ( + I0 => CLK_SCALE_4_D2_PT_0, + I1 => CLK_SCALE_4_D2_PT_1, + I2 => CLK_SCALE_4_D2_PT_2, + O => CLK_SCALE_4_D2 + ); + CLK_SCALE_5_Q_1195 : X_BUF + port map ( + I => CLK_SCALE_5_Q, + O => CLK_SCALE(5) + ); + CLK_SCALE_5_Q_1196 : X_BUF + port map ( + I => CLK_SCALE_5_D, + O => CLK_SCALE_5_Q + ); + CLK_SCALE_5_D_1197 : X_XOR2 + port map ( + I0 => CLK_SCALE_5_D1, + I1 => CLK_SCALE_5_D2, + O => CLK_SCALE_5_D + ); + CLK_SCALE_5_D1_1198 : X_ZERO + port map ( + O => CLK_SCALE_5_D1 + ); + CLK_SCALE_5_D2_PT_0_1199 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_5_D2_PT_0_IN0, + I1 => LOAD_PRESCALER_IBUF, + I2 => CCLK_PRESCALER_5_IBUF, + O => CLK_SCALE_5_D2_PT_0 + ); + CLK_SCALE_5_D2_PT_1_1200 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_5_D2_PT_1_IN0, + I1 => NlwInverterSignal_CLK_SCALE_5_D2_PT_1_IN1, + I2 => CLK_SCALE(5), + O => CLK_SCALE_5_D2_PT_1 + ); + CLK_SCALE_5_D2_PT_2_1201 : X_AND3 + port map ( + I0 => NlwInverterSignal_CLK_SCALE_5_D2_PT_2_IN0, + I1 => CLK_SCALE(5), + I2 => CCLK_PRESCALER_5_IBUF, + O => CLK_SCALE_5_D2_PT_2 + ); + CLK_SCALE_5_D2_1202 : X_OR3 + port map ( + I0 => CLK_SCALE_5_D2_PT_0, + I1 => CLK_SCALE_5_D2_PT_1, + I2 => CLK_SCALE_5_D2_PT_2, + O => CLK_SCALE_5_D2 + ); + tempID_0_Q_1203 : X_BUF + port map ( + I => tempID_0_Q, + O => tempID(0) + ); + tempID_0_tsimcreated_xor_Q_1204 : X_XOR2 + port map ( + I0 => tempID_0_D, + I1 => tempID_0_Q, + O => tempID_0_tsimcreated_xor_Q + ); + tempID_0_REG : X_FF + port map ( + I => tempID_0_tsimcreated_xor_Q, + CE => Vcc, + CLK => tempID_0_CLKF, + SET => Gnd, + RST => PRLD, + O => tempID_0_Q + ); + tempID_0_D_1205 : X_XOR2 + port map ( + I0 => tempID_0_D1, + I1 => tempID_0_D2, + O => tempID_0_D + ); + tempID_0_D1_1206 : X_ZERO + port map ( + O => tempID_0_D1 + ); + tempID_0_D2_PT_0_1207 : X_AND16 + port map ( + I0 => NlwInverterSignal_tempID_0_D2_PT_0_IN0, + I1 => NlwInverterSignal_tempID_0_D2_PT_0_IN1, + I2 => buf_depth(0), + I3 => NlwInverterSignal_tempID_0_D2_PT_0_IN3, + I4 => NlwInverterSignal_tempID_0_D2_PT_0_IN4, + I5 => NlwInverterSignal_tempID_0_D2_PT_0_IN5, + I6 => NlwInverterSignal_tempID_0_D2_PT_0_IN6, + I7 => NlwInverterSignal_tempID_0_D2_PT_0_IN7, + I8 => SHIFT_EN, + I9 => readBufId(0), + I10 => NlwInverterSignal_tempID_0_D2_PT_0_IN10, + I11 => Vcc, + I12 => Vcc, + I13 => Vcc, + I14 => Vcc, + I15 => Vcc, + O => tempID_0_D2_PT_0 + ); + tempID_0_D2_PT_1_1208 : X_AND16 + port map ( + I0 => NlwInverterSignal_tempID_0_D2_PT_1_IN0, + I1 => NlwInverterSignal_tempID_0_D2_PT_1_IN1, + I2 => buf_depth(0), + I3 => NlwInverterSignal_tempID_0_D2_PT_1_IN3, + I4 => NlwInverterSignal_tempID_0_D2_PT_1_IN4, + I5 => NlwInverterSignal_tempID_0_D2_PT_1_IN5, + I6 => NlwInverterSignal_tempID_0_D2_PT_1_IN6, + I7 => NlwInverterSignal_tempID_0_D2_PT_1_IN7, + I8 => SHIFT_EN, + I9 => NlwInverterSignal_tempID_0_D2_PT_1_IN9, + I10 => tempID(0), + I11 => Vcc, + I12 => Vcc, + I13 => Vcc, + I14 => Vcc, + I15 => Vcc, + O => tempID_0_D2_PT_1 + ); + tempID_0_D2_PT_2_1209 : X_AND16 + port map ( + I0 => NlwInverterSignal_tempID_0_D2_PT_2_IN0, + I1 => NlwInverterSignal_tempID_0_D2_PT_2_IN1, + I2 => buf_depth(1), + I3 => NlwInverterSignal_tempID_0_D2_PT_2_IN3, + I4 => NlwInverterSignal_tempID_0_D2_PT_2_IN4, + I5 => NlwInverterSignal_tempID_0_D2_PT_2_IN5, + I6 => NlwInverterSignal_tempID_0_D2_PT_2_IN6, + I7 => NlwInverterSignal_tempID_0_D2_PT_2_IN7, + I8 => SHIFT_EN, + I9 => readBufId(0), + I10 => NlwInverterSignal_tempID_0_D2_PT_2_IN10, + I11 => Vcc, + I12 => Vcc, + I13 => Vcc, + I14 => Vcc, + I15 => Vcc, + O => tempID_0_D2_PT_2 + ); + tempID_0_D2_PT_3_1210 : X_AND16 + port map ( + I0 => NlwInverterSignal_tempID_0_D2_PT_3_IN0, + I1 => NlwInverterSignal_tempID_0_D2_PT_3_IN1, + I2 => buf_depth(1), + I3 => NlwInverterSignal_tempID_0_D2_PT_3_IN3, + I4 => NlwInverterSignal_tempID_0_D2_PT_3_IN4, + I5 => NlwInverterSignal_tempID_0_D2_PT_3_IN5, + I6 => NlwInverterSignal_tempID_0_D2_PT_3_IN6, + I7 => NlwInverterSignal_tempID_0_D2_PT_3_IN7, + I8 => SHIFT_EN, + I9 => NlwInverterSignal_tempID_0_D2_PT_3_IN9, + I10 => tempID(0), + I11 => Vcc, + I12 => Vcc, + I13 => Vcc, + I14 => Vcc, + I15 => Vcc, + O => tempID_0_D2_PT_3 + ); + tempID_0_D2_1211 : X_OR4 + port map ( + I0 => tempID_0_D2_PT_0, + I1 => tempID_0_D2_PT_1, + I2 => tempID_0_D2_PT_2, + I3 => tempID_0_D2_PT_3, + O => tempID_0_D2 + ); + tempID_0_CLKF_1212 : X_AND2 + port map ( + I0 => NlwInverterSignal_tempID_0_CLKF_IN0, + I1 => NlwInverterSignal_tempID_0_CLKF_IN1, + O => tempID_0_CLKF + ); + BUF_IS_EMPTY_OBUF_Q_1213 : X_BUF + port map ( + I => BUF_IS_EMPTY_OBUF_Q_0, + O => BUF_IS_EMPTY_OBUF_Q + ); + BUF_IS_EMPTY_OBUF_EXP_1214 : X_BUF + port map ( + I => BUF_IS_EMPTY_OBUF_EXP_tsimrenamed_net_Q, + O => BUF_IS_EMPTY_OBUF_EXP + ); + BUF_IS_EMPTY_OBUF_Q_1215 : X_BUF + port map ( + I => BUF_IS_EMPTY_OBUF_D, + O => BUF_IS_EMPTY_OBUF_Q_0 + ); + BUF_IS_EMPTY_OBUF_D_1216 : X_XOR2 + port map ( + I0 => BUF_IS_EMPTY_OBUF_D1, + I1 => BUF_IS_EMPTY_OBUF_D2, + O => BUF_IS_EMPTY_OBUF_D + ); + BUF_IS_EMPTY_OBUF_D1_1217 : X_ZERO + port map ( + O => BUF_IS_EMPTY_OBUF_D1 + ); + BUF_IS_EMPTY_OBUF_D2_1218 : X_AND7 + port map ( + I0 => buf_depth(0), + I1 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN1, + I2 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN2, + I3 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN3, + I4 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN4, + I5 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN5, + I6 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN6, + O => BUF_IS_EMPTY_OBUF_D2 + ); + BUF_IS_EMPTY_OBUF_EXP_PT_0_1219 : X_AND2 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => LOAD_SREG_IBUF, + O => BUF_IS_EMPTY_OBUF_EXP_PT_0 + ); + BUF_IS_EMPTY_OBUF_EXP_PT_1_1220 : X_AND2 + port map ( + I0 => SHIFT_CNT(1), + I1 => SHIFT_CNT(1), + O => BUF_IS_EMPTY_OBUF_EXP_PT_1 + ); + BUF_IS_EMPTY_OBUF_EXP_PT_2_1221 : X_AND2 + port map ( + I0 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_2_IN0, + I1 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_2_IN1, + O => BUF_IS_EMPTY_OBUF_EXP_PT_2 + ); + BUF_IS_EMPTY_OBUF_EXP_PT_3_1222 : X_AND5 + port map ( + I0 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN0, + I1 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN1, + I2 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN2, + I3 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN3, + I4 => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN4, + O => BUF_IS_EMPTY_OBUF_EXP_PT_3 + ); + BUF_IS_EMPTY_OBUF_EXP_tsimrenamed_net_Q_1223 : X_OR4 + port map ( + I0 => BUF_IS_EMPTY_OBUF_EXP_PT_0, + I1 => BUF_IS_EMPTY_OBUF_EXP_PT_1, + I2 => BUF_IS_EMPTY_OBUF_EXP_PT_2, + I3 => BUF_IS_EMPTY_OBUF_EXP_PT_3, + O => BUF_IS_EMPTY_OBUF_EXP_tsimrenamed_net_Q + ); + SHIFT_EN_1224 : X_BUF + port map ( + I => SHIFT_EN_Q, + O => SHIFT_EN + ); + SHIFT_EN_EXP_1225 : X_BUF + port map ( + I => SHIFT_EN_EXP_tsimrenamed_net_Q, + O => SHIFT_EN_EXP + ); + SHIFT_EN_tsimcreated_set_and_noreset_Q_1226 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_EN_tsimcreated_set_and_noreset_IN0, + I1 => SHIFT_EN_SETF, + O => SHIFT_EN_tsimcreated_set_and_noreset_Q + ); + SHIFT_EN_tsimcreated_prld_Q_1227 : X_OR2 + port map ( + I0 => SHIFT_EN_RSTF, + I1 => PRLD, + O => SHIFT_EN_tsimcreated_prld_Q + ); + SHIFT_EN_REG : X_FF + port map ( + I => SHIFT_EN_D, + CE => Vcc, + CLK => SHIFT_EN_CLKF, + SET => SHIFT_EN_tsimcreated_set_and_noreset_Q, + RST => SHIFT_EN_tsimcreated_prld_Q, + O => SHIFT_EN_Q + ); + SHIFT_EN_D_1228 : X_XOR2 + port map ( + I0 => SHIFT_EN_D1, + I1 => SHIFT_EN_D2, + O => SHIFT_EN_D + ); + SHIFT_EN_D1_1229 : X_ZERO + port map ( + O => SHIFT_EN_D1 + ); + SHIFT_EN_D2_1230 : X_ZERO + port map ( + O => SHIFT_EN_D2 + ); + SHIFT_EN_CLKF_1231 : X_ZERO + port map ( + O => SHIFT_EN_CLKF + ); + SHIFT_EN_SETF_1232 : X_AND3 + port map ( + I0 => NlwInverterSignal_SHIFT_EN_SETF_IN0, + I1 => NlwInverterSignal_SHIFT_EN_SETF_IN1, + I2 => state(1), + O => SHIFT_EN_SETF + ); + SHIFT_EN_RSTF_1233 : X_AND2 + port map ( + I0 => NlwInverterSignal_SHIFT_EN_RSTF_IN0, + I1 => NlwInverterSignal_SHIFT_EN_RSTF_IN1, + O => SHIFT_EN_RSTF + ); + SHIFT_EN_EXP_PT_0_1234 : X_AND7 + port map ( + I0 => NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN4, + I5 => DIN_11_IBUF, + I6 => NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN6, + O => SHIFT_EN_EXP_PT_0 + ); + SHIFT_EN_EXP_PT_1_1235 : X_AND7 + port map ( + I0 => NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN4, + I5 => NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN5, + I6 => REG_0_11, + O => SHIFT_EN_EXP_PT_1 + ); + SHIFT_EN_EXP_tsimrenamed_net_Q_1236 : X_OR2 + port map ( + I0 => SHIFT_EN_EXP_PT_0, + I1 => SHIFT_EN_EXP_PT_1, + O => SHIFT_EN_EXP_tsimrenamed_net_Q + ); + next_state_0_Q_1237 : X_BUF + port map ( + I => next_state_0_Q, + O => next_state(0) + ); + next_state_0_tsimcreated_set_and_noreset_Q_1238 : X_AND2 + port map ( + I0 => NlwInverterSignal_next_state_0_tsimcreated_set_and_noreset_IN0, + I1 => next_state_0_SETF, + O => next_state_0_tsimcreated_set_and_noreset_Q + ); + next_state_0_tsimcreated_prld_Q_1239 : X_OR2 + port map ( + I0 => next_state_0_RSTF, + I1 => PRLD, + O => next_state_0_tsimcreated_prld_Q + ); + next_state_0_REG : X_FF + port map ( + I => next_state_0_D, + CE => Vcc, + CLK => next_state_0_CLKF, + SET => next_state_0_tsimcreated_set_and_noreset_Q, + RST => next_state_0_tsimcreated_prld_Q, + O => next_state_0_Q + ); + next_state_0_D_1240 : X_XOR2 + port map ( + I0 => next_state_0_D1, + I1 => next_state_0_D2, + O => next_state_0_D + ); + next_state_0_D1_1241 : X_ZERO + port map ( + O => next_state_0_D1 + ); + next_state_0_D2_1242 : X_ZERO + port map ( + O => next_state_0_D2 + ); + next_state_0_CLKF_1243 : X_ZERO + port map ( + O => next_state_0_CLKF + ); + next_state_0_SETF_1244 : X_AND4 + port map ( + I0 => NlwInverterSignal_next_state_0_SETF_IN0, + I1 => NlwInverterSignal_next_state_0_SETF_IN1, + I2 => NlwInverterSignal_next_state_0_SETF_IN2, + I3 => NlwInverterSignal_next_state_0_SETF_IN3, + O => next_state_0_SETF + ); + next_state_0_RSTF_1245 : X_AND2 + port map ( + I0 => next_state_0_next_state_0_RSTF_UIM, + I1 => next_state_0_next_state_0_RSTF_UIM, + O => next_state_0_RSTF + ); + next_state_1_Q_1246 : X_BUF + port map ( + I => next_state_1_Q, + O => next_state(1) + ); + next_state_1_tsimcreated_set_and_noreset_Q_1247 : X_AND2 + port map ( + I0 => NlwInverterSignal_next_state_1_tsimcreated_set_and_noreset_IN0, + I1 => next_state_1_SETF, + O => next_state_1_tsimcreated_set_and_noreset_Q + ); + next_state_1_tsimcreated_prld_Q_1248 : X_OR2 + port map ( + I0 => next_state_1_RSTF, + I1 => PRLD, + O => next_state_1_tsimcreated_prld_Q + ); + next_state_1_REG : X_FF + port map ( + I => next_state_1_D, + CE => Vcc, + CLK => next_state_1_CLKF, + SET => next_state_1_tsimcreated_set_and_noreset_Q, + RST => next_state_1_tsimcreated_prld_Q, + O => next_state_1_Q + ); + next_state_1_D_1249 : X_XOR2 + port map ( + I0 => next_state_1_D1, + I1 => next_state_1_D2, + O => next_state_1_D + ); + next_state_1_D1_1250 : X_ZERO + port map ( + O => next_state_1_D1 + ); + next_state_1_D2_1251 : X_ZERO + port map ( + O => next_state_1_D2 + ); + next_state_1_CLKF_1252 : X_ZERO + port map ( + O => next_state_1_CLKF + ); + next_state_1_SETF_1253 : X_AND2 + port map ( + I0 => SHIFT_EN_SHIFT_EN_RSTF_INT_UIM, + I1 => NlwInverterSignal_next_state_1_SETF_IN1, + O => next_state_1_SETF + ); + next_state_1_RSTF_1254 : X_AND2 + port map ( + I0 => next_state_1_next_state_1_RSTF_UIM, + I1 => next_state_1_next_state_1_RSTF_UIM, + O => next_state_1_RSTF + ); + CCLK_OBUF_1255 : X_BUF + port map ( + I => CCLK_OBUF_Q, + O => CCLK_OBUF + ); + CCLK_OBUF_EXP_1256 : X_BUF + port map ( + I => CCLK_OBUF_EXP_tsimrenamed_net_Q, + O => CCLK_OBUF_EXP + ); + CCLK_OBUF_Q_1257 : X_BUF + port map ( + I => CCLK_OBUF_D, + O => CCLK_OBUF_Q + ); + CCLK_OBUF_D_1258 : X_XOR2 + port map ( + I0 => NlwInverterSignal_CCLK_OBUF_D_IN0, + I1 => CCLK_OBUF_D2, + O => CCLK_OBUF_D + ); + CCLK_OBUF_D1_1259 : X_ZERO + port map ( + O => CCLK_OBUF_D1 + ); + CCLK_OBUF_D2_PT_0_1260 : X_AND2 + port map ( + I0 => EXP64_EXP, + I1 => EXP64_EXP, + O => CCLK_OBUF_D2_PT_0 + ); + CCLK_OBUF_D2_PT_1_1261 : X_AND3 + port map ( + I0 => NlwInverterSignal_CCLK_OBUF_D2_PT_1_IN0, + I1 => NlwInverterSignal_CCLK_OBUF_D2_PT_1_IN1, + I2 => state(0), + O => CCLK_OBUF_D2_PT_1 + ); + CCLK_OBUF_D2_1262 : X_OR2 + port map ( + I0 => CCLK_OBUF_D2_PT_0, + I1 => CCLK_OBUF_D2_PT_1, + O => CCLK_OBUF_D2 + ); + CCLK_OBUF_EXP_PT_0_1263 : X_AND6 + port map ( + I0 => NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN0, + I1 => NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN3, + I4 => REG_0_12, + I5 => NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN5, + O => CCLK_OBUF_EXP_PT_0 + ); + CCLK_OBUF_EXP_PT_1_1264 : X_AND6 + port map ( + I0 => NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN0, + I1 => NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN3, + I4 => NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN4, + I5 => REG_0_13, + O => CCLK_OBUF_EXP_PT_1 + ); + CCLK_OBUF_EXP_PT_2_1265 : X_AND7 + port map ( + I0 => NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN4, + I5 => DIN_13_IBUF, + I6 => NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN6, + O => CCLK_OBUF_EXP_PT_2 + ); + CCLK_OBUF_EXP_PT_3_1266 : X_AND7 + port map ( + I0 => NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN4, + I5 => NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN5, + I6 => REG_0_13, + O => CCLK_OBUF_EXP_PT_3 + ); + CCLK_OBUF_EXP_tsimrenamed_net_Q_1267 : X_OR4 + port map ( + I0 => CCLK_OBUF_EXP_PT_0, + I1 => CCLK_OBUF_EXP_PT_1, + I2 => CCLK_OBUF_EXP_PT_2, + I3 => CCLK_OBUF_EXP_PT_3, + O => CCLK_OBUF_EXP_tsimrenamed_net_Q + ); + buf_depth_0_buf_depth_0_RSTF_UIM_1268 : X_BUF + port map ( + I => buf_depth_0_buf_depth_0_RSTF_Q, + O => buf_depth_0_buf_depth_0_RSTF_UIM + ); + buf_depth_0_buf_depth_0_RSTF_EXP_1269 : X_BUF + port map ( + I => buf_depth_0_buf_depth_0_RSTF_EXP_tsimrenamed_net_Q, + O => buf_depth_0_buf_depth_0_RSTF_EXP + ); + buf_depth_0_buf_depth_0_RSTF_Q_1270 : X_BUF + port map ( + I => buf_depth_0_buf_depth_0_RSTF_D, + O => buf_depth_0_buf_depth_0_RSTF_Q + ); + buf_depth_0_buf_depth_0_RSTF_D_1271 : X_XOR2 + port map ( + I0 => buf_depth_0_buf_depth_0_RSTF_D1, + I1 => buf_depth_0_buf_depth_0_RSTF_D2, + O => buf_depth_0_buf_depth_0_RSTF_D + ); + buf_depth_0_buf_depth_0_RSTF_D1_1272 : X_ZERO + port map ( + O => buf_depth_0_buf_depth_0_RSTF_D1 + ); + buf_depth_0_buf_depth_0_RSTF_D2_PT_0_1273 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => buf_depth_0_buf_depth_0_RSTF_D2_PT_0 + ); + buf_depth_0_buf_depth_0_RSTF_D2_PT_1_1274 : X_AND2 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => buf_depth(0), + O => buf_depth_0_buf_depth_0_RSTF_D2_PT_1 + ); + buf_depth_0_buf_depth_0_RSTF_D2_1275 : X_OR2 + port map ( + I0 => buf_depth_0_buf_depth_0_RSTF_D2_PT_0, + I1 => buf_depth_0_buf_depth_0_RSTF_D2_PT_1, + O => buf_depth_0_buf_depth_0_RSTF_D2 + ); + buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_1276 : X_AND6 + port map ( + I0 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN0, + I1 => buf_depth(0), + I2 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN2, + I3 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN3, + I4 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN4, + I5 => SHIFT_EN, + O => buf_depth_0_buf_depth_0_RSTF_EXP_PT_0 + ); + buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_1277 : X_AND6 + port map ( + I0 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN0, + I1 => buf_depth(1), + I2 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN2, + I3 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN3, + I4 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN4, + I5 => SHIFT_EN, + O => buf_depth_0_buf_depth_0_RSTF_EXP_PT_1 + ); + buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_1278 : X_AND6 + port map ( + I0 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN0, + I1 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN1, + I2 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN2, + I3 => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN3, + I4 => SHIFT_CNT(4), + I5 => SHIFT_EN, + O => buf_depth_0_buf_depth_0_RSTF_EXP_PT_2 + ); + buf_depth_0_buf_depth_0_RSTF_EXP_tsimrenamed_net_Q_1279 : X_OR3 + port map ( + I0 => buf_depth_0_buf_depth_0_RSTF_EXP_PT_0, + I1 => buf_depth_0_buf_depth_0_RSTF_EXP_PT_1, + I2 => buf_depth_0_buf_depth_0_RSTF_EXP_PT_2, + O => buf_depth_0_buf_depth_0_RSTF_EXP_tsimrenamed_net_Q + ); + buf_depth_1_buf_depth_1_RSTF_UIM_1280 : X_BUF + port map ( + I => buf_depth_1_buf_depth_1_RSTF_Q, + O => buf_depth_1_buf_depth_1_RSTF_UIM + ); + buf_depth_1_buf_depth_1_RSTF_Q_1281 : X_BUF + port map ( + I => buf_depth_1_buf_depth_1_RSTF_D, + O => buf_depth_1_buf_depth_1_RSTF_Q + ); + buf_depth_1_buf_depth_1_RSTF_D_1282 : X_XOR2 + port map ( + I0 => buf_depth_1_buf_depth_1_RSTF_D1, + I1 => buf_depth_1_buf_depth_1_RSTF_D2, + O => buf_depth_1_buf_depth_1_RSTF_D + ); + buf_depth_1_buf_depth_1_RSTF_D1_1283 : X_ZERO + port map ( + O => buf_depth_1_buf_depth_1_RSTF_D1 + ); + buf_depth_1_buf_depth_1_RSTF_D2_PT_0_1284 : X_AND2 + port map ( + I0 => RES_IBUF, + I1 => RES_IBUF, + O => buf_depth_1_buf_depth_1_RSTF_D2_PT_0 + ); + buf_depth_1_buf_depth_1_RSTF_D2_PT_1_1285 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => buf_depth(0), + I2 => buf_depth(1), + O => buf_depth_1_buf_depth_1_RSTF_D2_PT_1 + ); + buf_depth_1_buf_depth_1_RSTF_D2_PT_2_1286 : X_AND3 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => NlwInverterSignal_buf_depth_1_buf_depth_1_RSTF_D2_PT_2_IN1, + I2 => NlwInverterSignal_buf_depth_1_buf_depth_1_RSTF_D2_PT_2_IN2, + O => buf_depth_1_buf_depth_1_RSTF_D2_PT_2 + ); + buf_depth_1_buf_depth_1_RSTF_D2_1287 : X_OR3 + port map ( + I0 => buf_depth_1_buf_depth_1_RSTF_D2_PT_0, + I1 => buf_depth_1_buf_depth_1_RSTF_D2_PT_1, + I2 => buf_depth_1_buf_depth_1_RSTF_D2_PT_2, + O => buf_depth_1_buf_depth_1_RSTF_D2 + ); + SHIFT_EN_SHIFT_EN_RSTF_INT_UIM_1288 : X_BUF + port map ( + I => SHIFT_EN_SHIFT_EN_RSTF_INT_Q, + O => SHIFT_EN_SHIFT_EN_RSTF_INT_UIM + ); + SHIFT_EN_SHIFT_EN_RSTF_INT_Q_1289 : X_BUF + port map ( + I => SHIFT_EN_SHIFT_EN_RSTF_INT_D, + O => SHIFT_EN_SHIFT_EN_RSTF_INT_Q + ); + SHIFT_EN_SHIFT_EN_RSTF_INT_D_1290 : X_XOR2 + port map ( + I0 => SHIFT_EN_SHIFT_EN_RSTF_INT_D1, + I1 => SHIFT_EN_SHIFT_EN_RSTF_INT_D2, + O => SHIFT_EN_SHIFT_EN_RSTF_INT_D + ); + SHIFT_EN_SHIFT_EN_RSTF_INT_D1_1291 : X_ZERO + port map ( + O => SHIFT_EN_SHIFT_EN_RSTF_INT_D1 + ); + SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0_1292 : X_AND3 + port map ( + I0 => NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0_IN0, + I1 => state(0), + I2 => NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0_IN2, + O => SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0 + ); + SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1_1293 : X_AND3 + port map ( + I0 => NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1_IN0, + I1 => NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1_IN1, + I2 => state(1), + O => SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1 + ); + SHIFT_EN_SHIFT_EN_RSTF_INT_D2_1294 : X_OR2 + port map ( + I0 => SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0, + I1 => SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1, + O => SHIFT_EN_SHIFT_EN_RSTF_INT_D2 + ); + Q_OpTx_FX_DC_19_UIM_1295 : X_BUF + port map ( + I => Q_OpTx_FX_DC_19_Q, + O => Q_OpTx_FX_DC_19_UIM + ); + Q_OpTx_FX_DC_19_Q_1296 : X_BUF + port map ( + I => Q_OpTx_FX_DC_19_D, + O => Q_OpTx_FX_DC_19_Q + ); + Q_OpTx_FX_DC_19_D_1297 : X_XOR2 + port map ( + I0 => Q_OpTx_FX_DC_19_D1, + I1 => Q_OpTx_FX_DC_19_D2, + O => Q_OpTx_FX_DC_19_D + ); + Q_OpTx_FX_DC_19_D1_1298 : X_ZERO + port map ( + O => Q_OpTx_FX_DC_19_D1 + ); + Q_OpTx_FX_DC_19_D2_PT_0_1299 : X_AND2 + port map ( + I0 => DONE_IBUF, + I1 => DONE_IBUF, + O => Q_OpTx_FX_DC_19_D2_PT_0 + ); + Q_OpTx_FX_DC_19_D2_PT_1_1300 : X_AND7 + port map ( + I0 => buf_depth(0), + I1 => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN1, + I2 => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN2, + I3 => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN3, + I4 => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN4, + I5 => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN5, + I6 => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN6, + O => Q_OpTx_FX_DC_19_D2_PT_1 + ); + Q_OpTx_FX_DC_19_D2_1301 : X_OR2 + port map ( + I0 => Q_OpTx_FX_DC_19_D2_PT_0, + I1 => Q_OpTx_FX_DC_19_D2_PT_1, + O => Q_OpTx_FX_DC_19_D2 + ); + next_state_0_next_state_0_RSTF_UIM_1302 : X_BUF + port map ( + I => next_state_0_next_state_0_RSTF_Q, + O => next_state_0_next_state_0_RSTF_UIM + ); + next_state_0_next_state_0_RSTF_Q_1303 : X_BUF + port map ( + I => next_state_0_next_state_0_RSTF_D, + O => next_state_0_next_state_0_RSTF_Q + ); + next_state_0_next_state_0_RSTF_D_1304 : X_XOR2 + port map ( + I0 => next_state_0_next_state_0_RSTF_D1, + I1 => next_state_0_next_state_0_RSTF_D2, + O => next_state_0_next_state_0_RSTF_D + ); + next_state_0_next_state_0_RSTF_D1_1305 : X_ZERO + port map ( + O => next_state_0_next_state_0_RSTF_D1 + ); + next_state_0_next_state_0_RSTF_D2_PT_0_1306 : X_AND2 + port map ( + I0 => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_0_IN0, + I1 => DONE_IBUF, + O => next_state_0_next_state_0_RSTF_D2_PT_0 + ); + next_state_0_next_state_0_RSTF_D2_PT_1_1307 : X_AND2 + port map ( + I0 => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_1_IN0, + I1 => state(0), + O => next_state_0_next_state_0_RSTF_D2_PT_1 + ); + next_state_0_next_state_0_RSTF_D2_PT_2_1308 : X_AND2 + port map ( + I0 => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_2_IN0, + I1 => state(1), + O => next_state_0_next_state_0_RSTF_D2_PT_2 + ); + next_state_0_next_state_0_RSTF_D2_PT_3_1309 : X_AND8 + port map ( + I0 => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN0, + I1 => buf_depth(0), + I2 => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN2, + I3 => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN3, + I4 => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN4, + I5 => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN5, + I6 => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN6, + I7 => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN7, + O => next_state_0_next_state_0_RSTF_D2_PT_3 + ); + next_state_0_next_state_0_RSTF_D2_1310 : X_OR4 + port map ( + I0 => next_state_0_next_state_0_RSTF_D2_PT_0, + I1 => next_state_0_next_state_0_RSTF_D2_PT_1, + I2 => next_state_0_next_state_0_RSTF_D2_PT_2, + I3 => next_state_0_next_state_0_RSTF_D2_PT_3, + O => next_state_0_next_state_0_RSTF_D2 + ); + next_state_1_next_state_1_RSTF_UIM_1311 : X_BUF + port map ( + I => next_state_1_next_state_1_RSTF_Q, + O => next_state_1_next_state_1_RSTF_UIM + ); + next_state_1_next_state_1_RSTF_Q_1312 : X_BUF + port map ( + I => next_state_1_next_state_1_RSTF_D, + O => next_state_1_next_state_1_RSTF_Q + ); + next_state_1_next_state_1_RSTF_D_1313 : X_XOR2 + port map ( + I0 => next_state_1_next_state_1_RSTF_D1, + I1 => next_state_1_next_state_1_RSTF_D2, + O => next_state_1_next_state_1_RSTF_D + ); + next_state_1_next_state_1_RSTF_D1_1314 : X_ZERO + port map ( + O => next_state_1_next_state_1_RSTF_D1 + ); + next_state_1_next_state_1_RSTF_D2_PT_0_1315 : X_AND3 + port map ( + I0 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_0_IN0, + I1 => DONE_IBUF, + I2 => state(1), + O => next_state_1_next_state_1_RSTF_D2_PT_0 + ); + next_state_1_next_state_1_RSTF_D2_PT_1_1316 : X_AND3 + port map ( + I0 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_1_IN0, + I1 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_1_IN1, + I2 => state(1), + O => next_state_1_next_state_1_RSTF_D2_PT_1 + ); + next_state_1_next_state_1_RSTF_D2_PT_2_1317 : X_AND3 + port map ( + I0 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_2_IN0, + I1 => state(0), + I2 => state(1), + O => next_state_1_next_state_1_RSTF_D2_PT_2 + ); + next_state_1_next_state_1_RSTF_D2_PT_3_1318 : X_AND3 + port map ( + I0 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_3_IN0, + I1 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_3_IN1, + I2 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_3_IN2, + O => next_state_1_next_state_1_RSTF_D2_PT_3 + ); + next_state_1_next_state_1_RSTF_D2_PT_4_1319 : X_AND16 + port map ( + I0 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN0, + I1 => buf_depth(0), + I2 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN2, + I3 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN3, + I4 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN4, + I5 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN5, + I6 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN6, + I7 => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN7, + I8 => state(1), + I9 => Vcc, + I10 => Vcc, + I11 => Vcc, + I12 => Vcc, + I13 => Vcc, + I14 => Vcc, + I15 => Vcc, + O => next_state_1_next_state_1_RSTF_D2_PT_4 + ); + next_state_1_next_state_1_RSTF_D2_1320 : X_OR5 + port map ( + I0 => next_state_1_next_state_1_RSTF_D2_PT_0, + I1 => next_state_1_next_state_1_RSTF_D2_PT_1, + I2 => next_state_1_next_state_1_RSTF_D2_PT_2, + I3 => next_state_1_next_state_1_RSTF_D2_PT_3, + I4 => next_state_1_next_state_1_RSTF_D2_PT_4, + O => next_state_1_next_state_1_RSTF_D2 + ); + EXP18_EXP_1321 : X_BUF + port map ( + I => EXP18_EXP_tsimrenamed_net_Q, + O => EXP18_EXP + ); + EXP18_EXP_PT_0_1322 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP18_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP18_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP18_EXP_PT_0_IN4, + I5 => DIN_1_IBUF, + I6 => NlwInverterSignal_EXP18_EXP_PT_0_IN6, + O => EXP18_EXP_PT_0 + ); + EXP18_EXP_PT_1_1323 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP18_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP18_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP18_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP18_EXP_PT_1_IN5, + I6 => REG_0_1, + O => EXP18_EXP_PT_1 + ); + EXP18_EXP_tsimrenamed_net_Q_1324 : X_OR2 + port map ( + I0 => EXP18_EXP_PT_0, + I1 => EXP18_EXP_PT_1, + O => EXP18_EXP_tsimrenamed_net_Q + ); + EXP19_EXP_1325 : X_BUF + port map ( + I => EXP19_EXP_tsimrenamed_net_Q, + O => EXP19_EXP + ); + EXP19_EXP_PT_0_1326 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP19_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP19_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP19_EXP_PT_0_IN4, + I5 => DIN_5_IBUF, + I6 => NlwInverterSignal_EXP19_EXP_PT_0_IN6, + O => EXP19_EXP_PT_0 + ); + EXP19_EXP_PT_1_1327 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP19_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP19_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP19_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP19_EXP_PT_1_IN5, + I6 => REG_0_5, + O => EXP19_EXP_PT_1 + ); + EXP19_EXP_tsimrenamed_net_Q_1328 : X_OR2 + port map ( + I0 => EXP19_EXP_PT_0, + I1 => EXP19_EXP_PT_1, + O => EXP19_EXP_tsimrenamed_net_Q + ); + EXP20_EXP_1329 : X_BUF + port map ( + I => EXP20_EXP_tsimrenamed_net_Q, + O => EXP20_EXP + ); + EXP20_EXP_tsimrenamed_net_Q_1330 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN4, + I5 => NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN5, + I6 => REG_0_6, + O => EXP20_EXP_tsimrenamed_net_Q + ); + EXP21_EXP_1331 : X_BUF + port map ( + I => EXP21_EXP_tsimrenamed_net_Q, + O => EXP21_EXP + ); + EXP21_EXP_tsimrenamed_net_Q_1332 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN4, + I5 => DIN_6_IBUF, + I6 => NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN6, + O => EXP21_EXP_tsimrenamed_net_Q + ); + EXP22_EXP_1333 : X_BUF + port map ( + I => EXP22_EXP_tsimrenamed_net_Q, + O => EXP22_EXP + ); + EXP22_EXP_PT_0_1334 : X_AND5 + port map ( + I0 => NlwInverterSignal_EXP22_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP22_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP22_EXP_PT_0_IN3, + I4 => REG_0_0, + O => EXP22_EXP_PT_0 + ); + EXP22_EXP_PT_1_1335 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP22_EXP_PT_1_IN0, + I1 => NlwInverterSignal_EXP22_EXP_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP22_EXP_PT_1_IN3, + I4 => NlwInverterSignal_EXP22_EXP_PT_1_IN4, + I5 => REG_0_0, + O => EXP22_EXP_PT_1 + ); + EXP22_EXP_PT_2_1336 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP22_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP22_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP22_EXP_PT_2_IN4, + I5 => DIN_0_IBUF, + I6 => NlwInverterSignal_EXP22_EXP_PT_2_IN6, + O => EXP22_EXP_PT_2 + ); + EXP22_EXP_tsimrenamed_net_Q_1337 : X_OR3 + port map ( + I0 => EXP22_EXP_PT_0, + I1 => EXP22_EXP_PT_1, + I2 => EXP22_EXP_PT_2, + O => EXP22_EXP_tsimrenamed_net_Q + ); + EXP23_EXP_1338 : X_BUF + port map ( + I => EXP23_EXP_tsimrenamed_net_Q, + O => EXP23_EXP + ); + EXP23_EXP_PT_0_1339 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP23_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP23_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP23_EXP_PT_0_IN3, + I4 => REG_0_2, + I5 => NlwInverterSignal_EXP23_EXP_PT_0_IN5, + O => EXP23_EXP_PT_0 + ); + EXP23_EXP_PT_1_1340 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP23_EXP_PT_1_IN0, + I1 => NlwInverterSignal_EXP23_EXP_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP23_EXP_PT_1_IN3, + I4 => NlwInverterSignal_EXP23_EXP_PT_1_IN4, + I5 => REG_0_3, + O => EXP23_EXP_PT_1 + ); + EXP23_EXP_PT_2_1341 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP23_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP23_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP23_EXP_PT_2_IN4, + I5 => DIN_3_IBUF, + I6 => NlwInverterSignal_EXP23_EXP_PT_2_IN6, + O => EXP23_EXP_PT_2 + ); + EXP23_EXP_PT_3_1342 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP23_EXP_PT_3_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP23_EXP_PT_3_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP23_EXP_PT_3_IN4, + I5 => NlwInverterSignal_EXP23_EXP_PT_3_IN5, + I6 => REG_0_3, + O => EXP23_EXP_PT_3 + ); + EXP23_EXP_tsimrenamed_net_Q_1343 : X_OR4 + port map ( + I0 => EXP23_EXP_PT_0, + I1 => EXP23_EXP_PT_1, + I2 => EXP23_EXP_PT_2, + I3 => EXP23_EXP_PT_3, + O => EXP23_EXP_tsimrenamed_net_Q + ); + EXP24_EXP_1344 : X_BUF + port map ( + I => EXP24_EXP_tsimrenamed_net_Q, + O => EXP24_EXP + ); + EXP24_EXP_PT_0_1345 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP24_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP24_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP24_EXP_PT_0_IN4, + I5 => DIN_31_IBUF, + I6 => NlwInverterSignal_EXP24_EXP_PT_0_IN6, + O => EXP24_EXP_PT_0 + ); + EXP24_EXP_PT_1_1346 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP24_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP24_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP24_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP24_EXP_PT_1_IN5, + I6 => REG_0_31, + O => EXP24_EXP_PT_1 + ); + EXP24_EXP_tsimrenamed_net_Q_1347 : X_OR2 + port map ( + I0 => EXP24_EXP_PT_0, + I1 => EXP24_EXP_PT_1, + O => EXP24_EXP_tsimrenamed_net_Q + ); + EXP25_EXP_1348 : X_BUF + port map ( + I => EXP25_EXP_tsimrenamed_net_Q, + O => EXP25_EXP + ); + EXP25_EXP_PT_0_1349 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP25_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP25_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP25_EXP_PT_0_IN3, + I4 => REG_0_29, + I5 => NlwInverterSignal_EXP25_EXP_PT_0_IN5, + O => EXP25_EXP_PT_0 + ); + EXP25_EXP_PT_1_1350 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP25_EXP_PT_1_IN0, + I1 => NlwInverterSignal_EXP25_EXP_PT_1_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP25_EXP_PT_1_IN3, + I4 => NlwInverterSignal_EXP25_EXP_PT_1_IN4, + I5 => REG_0_30, + O => EXP25_EXP_PT_1 + ); + EXP25_EXP_PT_2_1351 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP25_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP25_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP25_EXP_PT_2_IN4, + I5 => DIN_30_IBUF, + I6 => NlwInverterSignal_EXP25_EXP_PT_2_IN6, + O => EXP25_EXP_PT_2 + ); + EXP25_EXP_PT_3_1352 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP25_EXP_PT_3_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP25_EXP_PT_3_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP25_EXP_PT_3_IN4, + I5 => NlwInverterSignal_EXP25_EXP_PT_3_IN5, + I6 => REG_0_30, + O => EXP25_EXP_PT_3 + ); + EXP25_EXP_tsimrenamed_net_Q_1353 : X_OR4 + port map ( + I0 => EXP25_EXP_PT_0, + I1 => EXP25_EXP_PT_1, + I2 => EXP25_EXP_PT_2, + I3 => EXP25_EXP_PT_3, + O => EXP25_EXP_tsimrenamed_net_Q + ); + EXP26_EXP_1354 : X_BUF + port map ( + I => EXP26_EXP_tsimrenamed_net_Q, + O => EXP26_EXP + ); + EXP26_EXP_PT_0_1355 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP26_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP26_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP26_EXP_PT_0_IN4, + I5 => DIN_28_IBUF, + I6 => NlwInverterSignal_EXP26_EXP_PT_0_IN6, + O => EXP26_EXP_PT_0 + ); + EXP26_EXP_PT_1_1356 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP26_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP26_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP26_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP26_EXP_PT_1_IN5, + I6 => REG_0_28, + O => EXP26_EXP_PT_1 + ); + EXP26_EXP_tsimrenamed_net_Q_1357 : X_OR2 + port map ( + I0 => EXP26_EXP_PT_0, + I1 => EXP26_EXP_PT_1, + O => EXP26_EXP_tsimrenamed_net_Q + ); + EXP27_EXP_1358 : X_BUF + port map ( + I => EXP27_EXP_tsimrenamed_net_Q, + O => EXP27_EXP + ); + EXP27_EXP_PT_0_1359 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP27_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_31_IBUF, + I6 => NlwInverterSignal_EXP27_EXP_PT_0_IN6, + O => EXP27_EXP_PT_0 + ); + EXP27_EXP_PT_1_1360 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP27_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP27_EXP_PT_1_IN5, + I6 => REG_1_31, + O => EXP27_EXP_PT_1 + ); + EXP27_EXP_tsimrenamed_net_Q_1361 : X_OR2 + port map ( + I0 => EXP27_EXP_PT_0, + I1 => EXP27_EXP_PT_1, + O => EXP27_EXP_tsimrenamed_net_Q + ); + EXP28_EXP_1362 : X_BUF + port map ( + I => EXP28_EXP_tsimrenamed_net_Q, + O => EXP28_EXP + ); + EXP28_EXP_PT_0_1363 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP28_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_29_IBUF, + I6 => NlwInverterSignal_EXP28_EXP_PT_0_IN6, + O => EXP28_EXP_PT_0 + ); + EXP28_EXP_PT_1_1364 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP28_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP28_EXP_PT_1_IN5, + I6 => REG_1_29, + O => EXP28_EXP_PT_1 + ); + EXP28_EXP_tsimrenamed_net_Q_1365 : X_OR2 + port map ( + I0 => EXP28_EXP_PT_0, + I1 => EXP28_EXP_PT_1, + O => EXP28_EXP_tsimrenamed_net_Q + ); + EXP29_EXP_1366 : X_BUF + port map ( + I => EXP29_EXP_tsimrenamed_net_Q, + O => EXP29_EXP + ); + EXP29_EXP_PT_0_1367 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP29_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP29_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP29_EXP_PT_0_IN3, + I4 => REG_0_16, + I5 => NlwInverterSignal_EXP29_EXP_PT_0_IN5, + O => EXP29_EXP_PT_0 + ); + EXP29_EXP_PT_1_1368 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP29_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP29_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP29_EXP_PT_1_IN4, + I5 => DIN_17_IBUF, + I6 => NlwInverterSignal_EXP29_EXP_PT_1_IN6, + O => EXP29_EXP_PT_1 + ); + EXP29_EXP_PT_2_1369 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP29_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP29_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP29_EXP_PT_2_IN4, + I5 => NlwInverterSignal_EXP29_EXP_PT_2_IN5, + I6 => REG_0_17, + O => EXP29_EXP_PT_2 + ); + EXP29_EXP_tsimrenamed_net_Q_1370 : X_OR3 + port map ( + I0 => EXP29_EXP_PT_0, + I1 => EXP29_EXP_PT_1, + I2 => EXP29_EXP_PT_2, + O => EXP29_EXP_tsimrenamed_net_Q + ); + EXP30_EXP_1371 : X_BUF + port map ( + I => EXP30_EXP_tsimrenamed_net_Q, + O => EXP30_EXP + ); + EXP30_EXP_PT_0_1372 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP30_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP30_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP30_EXP_PT_0_IN3, + I4 => REG_0_14, + I5 => NlwInverterSignal_EXP30_EXP_PT_0_IN5, + O => EXP30_EXP_PT_0 + ); + EXP30_EXP_PT_1_1373 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP30_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP30_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP30_EXP_PT_1_IN4, + I5 => DIN_15_IBUF, + I6 => NlwInverterSignal_EXP30_EXP_PT_1_IN6, + O => EXP30_EXP_PT_1 + ); + EXP30_EXP_PT_2_1374 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP30_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP30_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP30_EXP_PT_2_IN4, + I5 => NlwInverterSignal_EXP30_EXP_PT_2_IN5, + I6 => REG_0_15, + O => EXP30_EXP_PT_2 + ); + EXP30_EXP_tsimrenamed_net_Q_1375 : X_OR3 + port map ( + I0 => EXP30_EXP_PT_0, + I1 => EXP30_EXP_PT_1, + I2 => EXP30_EXP_PT_2, + O => EXP30_EXP_tsimrenamed_net_Q + ); + EXP31_EXP_1376 : X_BUF + port map ( + I => EXP31_EXP_tsimrenamed_net_Q, + O => EXP31_EXP + ); + EXP31_EXP_PT_0_1377 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP31_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP31_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP31_EXP_PT_0_IN4, + I5 => DIN_20_IBUF, + I6 => NlwInverterSignal_EXP31_EXP_PT_0_IN6, + O => EXP31_EXP_PT_0 + ); + EXP31_EXP_PT_1_1378 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP31_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP31_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP31_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP31_EXP_PT_1_IN5, + I6 => REG_0_20, + O => EXP31_EXP_PT_1 + ); + EXP31_EXP_tsimrenamed_net_Q_1379 : X_OR2 + port map ( + I0 => EXP31_EXP_PT_0, + I1 => EXP31_EXP_PT_1, + O => EXP31_EXP_tsimrenamed_net_Q + ); + EXP32_EXP_1380 : X_BUF + port map ( + I => EXP32_EXP_tsimrenamed_net_Q, + O => EXP32_EXP + ); + EXP32_EXP_PT_0_1381 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP32_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP32_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP32_EXP_PT_0_IN4, + I5 => DIN_18_IBUF, + I6 => NlwInverterSignal_EXP32_EXP_PT_0_IN6, + O => EXP32_EXP_PT_0 + ); + EXP32_EXP_PT_1_1382 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP32_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP32_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP32_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP32_EXP_PT_1_IN5, + I6 => REG_0_18, + O => EXP32_EXP_PT_1 + ); + EXP32_EXP_tsimrenamed_net_Q_1383 : X_OR2 + port map ( + I0 => EXP32_EXP_PT_0, + I1 => EXP32_EXP_PT_1, + O => EXP32_EXP_tsimrenamed_net_Q + ); + EXP33_EXP_1384 : X_BUF + port map ( + I => EXP33_EXP_tsimrenamed_net_Q, + O => EXP33_EXP + ); + EXP33_EXP_PT_0_1385 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP33_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP33_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP33_EXP_PT_0_IN3, + I4 => REG_0_22, + I5 => NlwInverterSignal_EXP33_EXP_PT_0_IN5, + O => EXP33_EXP_PT_0 + ); + EXP33_EXP_PT_1_1386 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP33_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP33_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP33_EXP_PT_1_IN4, + I5 => DIN_23_IBUF, + I6 => NlwInverterSignal_EXP33_EXP_PT_1_IN6, + O => EXP33_EXP_PT_1 + ); + EXP33_EXP_PT_2_1387 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP33_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP33_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP33_EXP_PT_2_IN4, + I5 => NlwInverterSignal_EXP33_EXP_PT_2_IN5, + I6 => REG_0_23, + O => EXP33_EXP_PT_2 + ); + EXP33_EXP_tsimrenamed_net_Q_1388 : X_OR3 + port map ( + I0 => EXP33_EXP_PT_0, + I1 => EXP33_EXP_PT_1, + I2 => EXP33_EXP_PT_2, + O => EXP33_EXP_tsimrenamed_net_Q + ); + EXP34_EXP_1389 : X_BUF + port map ( + I => EXP34_EXP_tsimrenamed_net_Q, + O => EXP34_EXP + ); + EXP34_EXP_PT_0_1390 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP34_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP34_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP34_EXP_PT_0_IN3, + I4 => REG_0_20, + I5 => NlwInverterSignal_EXP34_EXP_PT_0_IN5, + O => EXP34_EXP_PT_0 + ); + EXP34_EXP_PT_1_1391 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP34_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP34_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP34_EXP_PT_1_IN4, + I5 => DIN_21_IBUF, + I6 => NlwInverterSignal_EXP34_EXP_PT_1_IN6, + O => EXP34_EXP_PT_1 + ); + EXP34_EXP_PT_2_1392 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP34_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP34_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP34_EXP_PT_2_IN4, + I5 => NlwInverterSignal_EXP34_EXP_PT_2_IN5, + I6 => REG_0_21, + O => EXP34_EXP_PT_2 + ); + EXP34_EXP_tsimrenamed_net_Q_1393 : X_OR3 + port map ( + I0 => EXP34_EXP_PT_0, + I1 => EXP34_EXP_PT_1, + I2 => EXP34_EXP_PT_2, + O => EXP34_EXP_tsimrenamed_net_Q + ); + EXP35_EXP_1394 : X_BUF + port map ( + I => EXP35_EXP_tsimrenamed_net_Q, + O => EXP35_EXP + ); + EXP35_EXP_PT_0_1395 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP35_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP35_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP35_EXP_PT_0_IN4, + I5 => DIN_26_IBUF, + I6 => NlwInverterSignal_EXP35_EXP_PT_0_IN6, + O => EXP35_EXP_PT_0 + ); + EXP35_EXP_PT_1_1396 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP35_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP35_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP35_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP35_EXP_PT_1_IN5, + I6 => REG_0_26, + O => EXP35_EXP_PT_1 + ); + EXP35_EXP_tsimrenamed_net_Q_1397 : X_OR2 + port map ( + I0 => EXP35_EXP_PT_0, + I1 => EXP35_EXP_PT_1, + O => EXP35_EXP_tsimrenamed_net_Q + ); + EXP36_EXP_1398 : X_BUF + port map ( + I => EXP36_EXP_tsimrenamed_net_Q, + O => EXP36_EXP + ); + EXP36_EXP_PT_0_1399 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP36_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP36_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP36_EXP_PT_0_IN4, + I5 => DIN_24_IBUF, + I6 => NlwInverterSignal_EXP36_EXP_PT_0_IN6, + O => EXP36_EXP_PT_0 + ); + EXP36_EXP_PT_1_1400 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP36_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP36_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP36_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP36_EXP_PT_1_IN5, + I6 => REG_0_24, + O => EXP36_EXP_PT_1 + ); + EXP36_EXP_tsimrenamed_net_Q_1401 : X_OR2 + port map ( + I0 => EXP36_EXP_PT_0, + I1 => EXP36_EXP_PT_1, + O => EXP36_EXP_tsimrenamed_net_Q + ); + EXP37_EXP_1402 : X_BUF + port map ( + I => EXP37_EXP_tsimrenamed_net_Q, + O => EXP37_EXP + ); + EXP37_EXP_PT_0_1403 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP37_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_27_IBUF, + I6 => NlwInverterSignal_EXP37_EXP_PT_0_IN6, + O => EXP37_EXP_PT_0 + ); + EXP37_EXP_PT_1_1404 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP37_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP37_EXP_PT_1_IN5, + I6 => REG_1_27, + O => EXP37_EXP_PT_1 + ); + EXP37_EXP_tsimrenamed_net_Q_1405 : X_OR2 + port map ( + I0 => EXP37_EXP_PT_0, + I1 => EXP37_EXP_PT_1, + O => EXP37_EXP_tsimrenamed_net_Q + ); + EXP38_EXP_1406 : X_BUF + port map ( + I => EXP38_EXP_tsimrenamed_net_Q, + O => EXP38_EXP + ); + EXP38_EXP_PT_0_1407 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP38_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP38_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_23, + I5 => NlwInverterSignal_EXP38_EXP_PT_0_IN5, + O => EXP38_EXP_PT_0 + ); + EXP38_EXP_PT_1_1408 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP38_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_24_IBUF, + I6 => NlwInverterSignal_EXP38_EXP_PT_1_IN6, + O => EXP38_EXP_PT_1 + ); + EXP38_EXP_PT_2_1409 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP38_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP38_EXP_PT_2_IN5, + I6 => REG_1_24, + O => EXP38_EXP_PT_2 + ); + EXP38_EXP_tsimrenamed_net_Q_1410 : X_OR3 + port map ( + I0 => EXP38_EXP_PT_0, + I1 => EXP38_EXP_PT_1, + I2 => EXP38_EXP_PT_2, + O => EXP38_EXP_tsimrenamed_net_Q + ); + EXP39_EXP_1411 : X_BUF + port map ( + I => EXP39_EXP_tsimrenamed_net_Q, + O => EXP39_EXP + ); + EXP39_EXP_PT_0_1412 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP39_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP39_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP39_EXP_PT_0_IN3, + I4 => REG_0_26, + I5 => NlwInverterSignal_EXP39_EXP_PT_0_IN5, + O => EXP39_EXP_PT_0 + ); + EXP39_EXP_PT_1_1413 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP39_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP39_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP39_EXP_PT_1_IN4, + I5 => DIN_27_IBUF, + I6 => NlwInverterSignal_EXP39_EXP_PT_1_IN6, + O => EXP39_EXP_PT_1 + ); + EXP39_EXP_PT_2_1414 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP39_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP39_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP39_EXP_PT_2_IN4, + I5 => NlwInverterSignal_EXP39_EXP_PT_2_IN5, + I6 => REG_0_27, + O => EXP39_EXP_PT_2 + ); + EXP39_EXP_tsimrenamed_net_Q_1415 : X_OR3 + port map ( + I0 => EXP39_EXP_PT_0, + I1 => EXP39_EXP_PT_1, + I2 => EXP39_EXP_PT_2, + O => EXP39_EXP_tsimrenamed_net_Q + ); + EXP40_EXP_1416 : X_BUF + port map ( + I => EXP40_EXP_tsimrenamed_net_Q, + O => EXP40_EXP + ); + EXP40_EXP_PT_0_1417 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP40_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_26_IBUF, + I6 => NlwInverterSignal_EXP40_EXP_PT_0_IN6, + O => EXP40_EXP_PT_0 + ); + EXP40_EXP_PT_1_1418 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP40_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP40_EXP_PT_1_IN5, + I6 => REG_1_26, + O => EXP40_EXP_PT_1 + ); + EXP40_EXP_tsimrenamed_net_Q_1419 : X_OR2 + port map ( + I0 => EXP40_EXP_PT_0, + I1 => EXP40_EXP_PT_1, + O => EXP40_EXP_tsimrenamed_net_Q + ); + EXP41_EXP_1420 : X_BUF + port map ( + I => EXP41_EXP_tsimrenamed_net_Q, + O => EXP41_EXP + ); + EXP41_EXP_PT_0_1421 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP41_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_25_IBUF, + I6 => NlwInverterSignal_EXP41_EXP_PT_0_IN6, + O => EXP41_EXP_PT_0 + ); + EXP41_EXP_PT_1_1422 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP41_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP41_EXP_PT_1_IN5, + I6 => REG_1_25, + O => EXP41_EXP_PT_1 + ); + EXP41_EXP_tsimrenamed_net_Q_1423 : X_OR2 + port map ( + I0 => EXP41_EXP_PT_0, + I1 => EXP41_EXP_PT_1, + O => EXP41_EXP_tsimrenamed_net_Q + ); + EXP42_EXP_1424 : X_BUF + port map ( + I => EXP42_EXP_tsimrenamed_net_Q, + O => EXP42_EXP + ); + EXP42_EXP_PT_0_1425 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP42_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_7_IBUF, + I6 => NlwInverterSignal_EXP42_EXP_PT_0_IN6, + O => EXP42_EXP_PT_0 + ); + EXP42_EXP_PT_1_1426 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP42_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP42_EXP_PT_1_IN5, + I6 => REG_1_7, + O => EXP42_EXP_PT_1 + ); + EXP42_EXP_tsimrenamed_net_Q_1427 : X_OR2 + port map ( + I0 => EXP42_EXP_PT_0, + I1 => EXP42_EXP_PT_1, + O => EXP42_EXP_tsimrenamed_net_Q + ); + EXP43_EXP_1428 : X_BUF + port map ( + I => EXP43_EXP_tsimrenamed_net_Q, + O => EXP43_EXP + ); + EXP43_EXP_PT_0_1429 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP43_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_10_IBUF, + I6 => NlwInverterSignal_EXP43_EXP_PT_0_IN6, + O => EXP43_EXP_PT_0 + ); + EXP43_EXP_PT_1_1430 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP43_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP43_EXP_PT_1_IN5, + I6 => REG_1_10, + O => EXP43_EXP_PT_1 + ); + EXP43_EXP_tsimrenamed_net_Q_1431 : X_OR2 + port map ( + I0 => EXP43_EXP_PT_0, + I1 => EXP43_EXP_PT_1, + O => EXP43_EXP_tsimrenamed_net_Q + ); + EXP44_EXP_1432 : X_BUF + port map ( + I => EXP44_EXP_tsimrenamed_net_Q, + O => EXP44_EXP + ); + EXP44_EXP_PT_0_1433 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP44_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_9_IBUF, + I6 => NlwInverterSignal_EXP44_EXP_PT_0_IN6, + O => EXP44_EXP_PT_0 + ); + EXP44_EXP_PT_1_1434 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP44_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP44_EXP_PT_1_IN5, + I6 => REG_1_9, + O => EXP44_EXP_PT_1 + ); + EXP44_EXP_tsimrenamed_net_Q_1435 : X_OR2 + port map ( + I0 => EXP44_EXP_PT_0, + I1 => EXP44_EXP_PT_1, + O => EXP44_EXP_tsimrenamed_net_Q + ); + EXP45_EXP_1436 : X_BUF + port map ( + I => EXP45_EXP_tsimrenamed_net_Q, + O => EXP45_EXP + ); + EXP45_EXP_PT_0_1437 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP45_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP45_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP45_EXP_PT_0_IN3, + I4 => NlwInverterSignal_EXP45_EXP_PT_0_IN4, + I5 => REG_0_8, + O => EXP45_EXP_PT_0 + ); + EXP45_EXP_PT_1_1438 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP45_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP45_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP45_EXP_PT_1_IN4, + I5 => REG_0_9, + I6 => NlwInverterSignal_EXP45_EXP_PT_1_IN6, + O => EXP45_EXP_PT_1 + ); + EXP45_EXP_PT_2_1439 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP45_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP45_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP45_EXP_PT_2_IN4, + I5 => NlwInverterSignal_EXP45_EXP_PT_2_IN5, + I6 => DIN_9_IBUF, + O => EXP45_EXP_PT_2 + ); + EXP45_EXP_tsimrenamed_net_Q_1440 : X_OR3 + port map ( + I0 => EXP45_EXP_PT_0, + I1 => EXP45_EXP_PT_1, + I2 => EXP45_EXP_PT_2, + O => EXP45_EXP_tsimrenamed_net_Q + ); + EXP46_EXP_1441 : X_BUF + port map ( + I => EXP46_EXP_tsimrenamed_net_Q, + O => EXP46_EXP + ); + EXP46_EXP_PT_0_1442 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP46_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP46_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => NlwInverterSignal_EXP46_EXP_PT_0_IN3, + I4 => REG_0_6, + I5 => NlwInverterSignal_EXP46_EXP_PT_0_IN5, + O => EXP46_EXP_PT_0 + ); + EXP46_EXP_PT_1_1443 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP46_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP46_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP46_EXP_PT_1_IN4, + I5 => DIN_7_IBUF, + I6 => NlwInverterSignal_EXP46_EXP_PT_1_IN6, + O => EXP46_EXP_PT_1 + ); + EXP46_EXP_PT_2_1444 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP46_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP46_EXP_PT_2_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP46_EXP_PT_2_IN4, + I5 => NlwInverterSignal_EXP46_EXP_PT_2_IN5, + I6 => REG_0_7, + O => EXP46_EXP_PT_2 + ); + EXP46_EXP_tsimrenamed_net_Q_1445 : X_OR3 + port map ( + I0 => EXP46_EXP_PT_0, + I1 => EXP46_EXP_PT_1, + I2 => EXP46_EXP_PT_2, + O => EXP46_EXP_tsimrenamed_net_Q + ); + EXP47_EXP_1446 : X_BUF + port map ( + I => EXP47_EXP_tsimrenamed_net_Q, + O => EXP47_EXP + ); + EXP47_EXP_PT_0_1447 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP47_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_8_IBUF, + I6 => NlwInverterSignal_EXP47_EXP_PT_0_IN6, + O => EXP47_EXP_PT_0 + ); + EXP47_EXP_PT_1_1448 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP47_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP47_EXP_PT_1_IN5, + I6 => REG_1_8, + O => EXP47_EXP_PT_1 + ); + EXP47_EXP_tsimrenamed_net_Q_1449 : X_OR2 + port map ( + I0 => EXP47_EXP_PT_0, + I1 => EXP47_EXP_PT_1, + O => EXP47_EXP_tsimrenamed_net_Q + ); + EXP48_EXP_1450 : X_BUF + port map ( + I => EXP48_EXP_tsimrenamed_net_Q, + O => EXP48_EXP + ); + EXP48_EXP_PT_0_1451 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP48_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_1_IBUF, + I6 => NlwInverterSignal_EXP48_EXP_PT_0_IN6, + O => EXP48_EXP_PT_0 + ); + EXP48_EXP_PT_1_1452 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP48_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP48_EXP_PT_1_IN5, + I6 => REG_1_1, + O => EXP48_EXP_PT_1 + ); + EXP48_EXP_tsimrenamed_net_Q_1453 : X_OR2 + port map ( + I0 => EXP48_EXP_PT_0, + I1 => EXP48_EXP_PT_1, + O => EXP48_EXP_tsimrenamed_net_Q + ); + EXP49_EXP_1454 : X_BUF + port map ( + I => EXP49_EXP_tsimrenamed_net_Q, + O => EXP49_EXP + ); + EXP49_EXP_PT_0_1455 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP49_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_5_IBUF, + I6 => NlwInverterSignal_EXP49_EXP_PT_0_IN6, + O => EXP49_EXP_PT_0 + ); + EXP49_EXP_PT_1_1456 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP49_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP49_EXP_PT_1_IN5, + I6 => REG_1_5, + O => EXP49_EXP_PT_1 + ); + EXP49_EXP_tsimrenamed_net_Q_1457 : X_OR2 + port map ( + I0 => EXP49_EXP_PT_0, + I1 => EXP49_EXP_PT_1, + O => EXP49_EXP_tsimrenamed_net_Q + ); + EXP50_EXP_1458 : X_BUF + port map ( + I => EXP50_EXP_tsimrenamed_net_Q, + O => EXP50_EXP + ); + EXP50_EXP_tsimrenamed_net_Q_1459 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP50_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP50_EXP_tsimrenamed_net_IN5, + I6 => REG_1_6, + O => EXP50_EXP_tsimrenamed_net_Q + ); + EXP51_EXP_1460 : X_BUF + port map ( + I => EXP51_EXP_tsimrenamed_net_Q, + O => EXP51_EXP + ); + EXP51_EXP_tsimrenamed_net_Q_1461 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP51_EXP_tsimrenamed_net_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_6_IBUF, + I6 => NlwInverterSignal_EXP51_EXP_tsimrenamed_net_IN6, + O => EXP51_EXP_tsimrenamed_net_Q + ); + EXP52_EXP_1462 : X_BUF + port map ( + I => EXP52_EXP_tsimrenamed_net_Q, + O => EXP52_EXP + ); + EXP52_EXP_PT_0_1463 : X_AND5 + port map ( + I0 => NlwInverterSignal_EXP52_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP52_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_0, + O => EXP52_EXP_PT_0 + ); + EXP52_EXP_PT_1_1464 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP52_EXP_PT_1_IN0, + I1 => writeBufId(0), + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_EXP52_EXP_PT_1_IN4, + I5 => REG_1_0, + O => EXP52_EXP_PT_1 + ); + EXP52_EXP_PT_2_1465 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP52_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_0_IBUF, + I6 => NlwInverterSignal_EXP52_EXP_PT_2_IN6, + O => EXP52_EXP_PT_2 + ); + EXP52_EXP_tsimrenamed_net_Q_1466 : X_OR3 + port map ( + I0 => EXP52_EXP_PT_0, + I1 => EXP52_EXP_PT_1, + I2 => EXP52_EXP_PT_2, + O => EXP52_EXP_tsimrenamed_net_Q + ); + EXP53_EXP_1467 : X_BUF + port map ( + I => EXP53_EXP_tsimrenamed_net_Q, + O => EXP53_EXP + ); + EXP53_EXP_PT_0_1468 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP53_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP53_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_2, + I5 => NlwInverterSignal_EXP53_EXP_PT_0_IN5, + O => EXP53_EXP_PT_0 + ); + EXP53_EXP_PT_1_1469 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP53_EXP_PT_1_IN0, + I1 => NlwInverterSignal_EXP53_EXP_PT_1_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => NlwInverterSignal_EXP53_EXP_PT_1_IN4, + I5 => REG_1_3, + O => EXP53_EXP_PT_1 + ); + EXP53_EXP_PT_2_1470 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP53_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_3_IBUF, + I6 => NlwInverterSignal_EXP53_EXP_PT_2_IN6, + O => EXP53_EXP_PT_2 + ); + EXP53_EXP_PT_3_1471 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP53_EXP_PT_3_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP53_EXP_PT_3_IN5, + I6 => REG_1_3, + O => EXP53_EXP_PT_3 + ); + EXP53_EXP_tsimrenamed_net_Q_1472 : X_OR4 + port map ( + I0 => EXP53_EXP_PT_0, + I1 => EXP53_EXP_PT_1, + I2 => EXP53_EXP_PT_2, + I3 => EXP53_EXP_PT_3, + O => EXP53_EXP_tsimrenamed_net_Q + ); + EXP54_EXP_1473 : X_BUF + port map ( + I => EXP54_EXP_tsimrenamed_net_Q, + O => EXP54_EXP + ); + EXP54_EXP_PT_0_1474 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP54_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_16_IBUF, + I6 => NlwInverterSignal_EXP54_EXP_PT_0_IN6, + O => EXP54_EXP_PT_0 + ); + EXP54_EXP_PT_1_1475 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP54_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP54_EXP_PT_1_IN5, + I6 => REG_1_16, + O => EXP54_EXP_PT_1 + ); + EXP54_EXP_tsimrenamed_net_Q_1476 : X_OR2 + port map ( + I0 => EXP54_EXP_PT_0, + I1 => EXP54_EXP_PT_1, + O => EXP54_EXP_tsimrenamed_net_Q + ); + EXP55_EXP_1477 : X_BUF + port map ( + I => EXP55_EXP_tsimrenamed_net_Q, + O => EXP55_EXP + ); + EXP55_EXP_PT_0_1478 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP55_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP55_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_12, + I5 => NlwInverterSignal_EXP55_EXP_PT_0_IN5, + O => EXP55_EXP_PT_0 + ); + EXP55_EXP_PT_1_1479 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP55_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_13_IBUF, + I6 => NlwInverterSignal_EXP55_EXP_PT_1_IN6, + O => EXP55_EXP_PT_1 + ); + EXP55_EXP_PT_2_1480 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP55_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP55_EXP_PT_2_IN5, + I6 => REG_1_13, + O => EXP55_EXP_PT_2 + ); + EXP55_EXP_tsimrenamed_net_Q_1481 : X_OR3 + port map ( + I0 => EXP55_EXP_PT_0, + I1 => EXP55_EXP_PT_1, + I2 => EXP55_EXP_PT_2, + O => EXP55_EXP_tsimrenamed_net_Q + ); + EXP56_EXP_1482 : X_BUF + port map ( + I => EXP56_EXP_tsimrenamed_net_Q, + O => EXP56_EXP + ); + EXP56_EXP_PT_0_1483 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP56_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP56_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_10, + I5 => NlwInverterSignal_EXP56_EXP_PT_0_IN5, + O => EXP56_EXP_PT_0 + ); + EXP56_EXP_PT_1_1484 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP56_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_11_IBUF, + I6 => NlwInverterSignal_EXP56_EXP_PT_1_IN6, + O => EXP56_EXP_PT_1 + ); + EXP56_EXP_PT_2_1485 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP56_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP56_EXP_PT_2_IN5, + I6 => REG_1_11, + O => EXP56_EXP_PT_2 + ); + EXP56_EXP_tsimrenamed_net_Q_1486 : X_OR3 + port map ( + I0 => EXP56_EXP_PT_0, + I1 => EXP56_EXP_PT_1, + I2 => EXP56_EXP_PT_2, + O => EXP56_EXP_tsimrenamed_net_Q + ); + EXP57_EXP_1487 : X_BUF + port map ( + I => EXP57_EXP_tsimrenamed_net_Q, + O => EXP57_EXP + ); + EXP57_EXP_PT_0_1488 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP57_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_15_IBUF, + I6 => NlwInverterSignal_EXP57_EXP_PT_0_IN6, + O => EXP57_EXP_PT_0 + ); + EXP57_EXP_PT_1_1489 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP57_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP57_EXP_PT_1_IN5, + I6 => REG_1_15, + O => EXP57_EXP_PT_1 + ); + EXP57_EXP_tsimrenamed_net_Q_1490 : X_OR2 + port map ( + I0 => EXP57_EXP_PT_0, + I1 => EXP57_EXP_PT_1, + O => EXP57_EXP_tsimrenamed_net_Q + ); + EXP58_EXP_1491 : X_BUF + port map ( + I => EXP58_EXP_tsimrenamed_net_Q, + O => EXP58_EXP + ); + EXP58_EXP_PT_0_1492 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP58_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_14_IBUF, + I6 => NlwInverterSignal_EXP58_EXP_PT_0_IN6, + O => EXP58_EXP_PT_0 + ); + EXP58_EXP_PT_1_1493 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP58_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP58_EXP_PT_1_IN5, + I6 => REG_1_14, + O => EXP58_EXP_PT_1 + ); + EXP58_EXP_tsimrenamed_net_Q_1494 : X_OR2 + port map ( + I0 => EXP58_EXP_PT_0, + I1 => EXP58_EXP_PT_1, + O => EXP58_EXP_tsimrenamed_net_Q + ); + EXP59_EXP_1495 : X_BUF + port map ( + I => EXP59_EXP_tsimrenamed_net_Q, + O => EXP59_EXP + ); + EXP59_EXP_PT_0_1496 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP59_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_22_IBUF, + I6 => NlwInverterSignal_EXP59_EXP_PT_0_IN6, + O => EXP59_EXP_PT_0 + ); + EXP59_EXP_PT_1_1497 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP59_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP59_EXP_PT_1_IN5, + I6 => REG_1_22, + O => EXP59_EXP_PT_1 + ); + EXP59_EXP_tsimrenamed_net_Q_1498 : X_OR2 + port map ( + I0 => EXP59_EXP_PT_0, + I1 => EXP59_EXP_PT_1, + O => EXP59_EXP_tsimrenamed_net_Q + ); + EXP60_EXP_1499 : X_BUF + port map ( + I => EXP60_EXP_tsimrenamed_net_Q, + O => EXP60_EXP + ); + EXP60_EXP_PT_0_1500 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP60_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP60_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_18, + I5 => NlwInverterSignal_EXP60_EXP_PT_0_IN5, + O => EXP60_EXP_PT_0 + ); + EXP60_EXP_PT_1_1501 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP60_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_19_IBUF, + I6 => NlwInverterSignal_EXP60_EXP_PT_1_IN6, + O => EXP60_EXP_PT_1 + ); + EXP60_EXP_PT_2_1502 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP60_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP60_EXP_PT_2_IN5, + I6 => REG_1_19, + O => EXP60_EXP_PT_2 + ); + EXP60_EXP_tsimrenamed_net_Q_1503 : X_OR3 + port map ( + I0 => EXP60_EXP_PT_0, + I1 => EXP60_EXP_PT_1, + I2 => EXP60_EXP_PT_2, + O => EXP60_EXP_tsimrenamed_net_Q + ); + EXP61_EXP_1504 : X_BUF + port map ( + I => EXP61_EXP_tsimrenamed_net_Q, + O => EXP61_EXP + ); + EXP61_EXP_PT_0_1505 : X_AND6 + port map ( + I0 => NlwInverterSignal_EXP61_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP61_EXP_PT_0_IN1, + I2 => SHIFT_EN, + I3 => readBufId(0), + I4 => REG_1_16, + I5 => NlwInverterSignal_EXP61_EXP_PT_0_IN5, + O => EXP61_EXP_PT_0 + ); + EXP61_EXP_PT_1_1506 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP61_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_17_IBUF, + I6 => NlwInverterSignal_EXP61_EXP_PT_1_IN6, + O => EXP61_EXP_PT_1 + ); + EXP61_EXP_PT_2_1507 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP61_EXP_PT_2_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP61_EXP_PT_2_IN5, + I6 => REG_1_17, + O => EXP61_EXP_PT_2 + ); + EXP61_EXP_tsimrenamed_net_Q_1508 : X_OR3 + port map ( + I0 => EXP61_EXP_PT_0, + I1 => EXP61_EXP_PT_1, + I2 => EXP61_EXP_PT_2, + O => EXP61_EXP_tsimrenamed_net_Q + ); + EXP62_EXP_1509 : X_BUF + port map ( + I => EXP62_EXP_tsimrenamed_net_Q, + O => EXP62_EXP + ); + EXP62_EXP_PT_0_1510 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP62_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_21_IBUF, + I6 => NlwInverterSignal_EXP62_EXP_PT_0_IN6, + O => EXP62_EXP_PT_0 + ); + EXP62_EXP_PT_1_1511 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP62_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP62_EXP_PT_1_IN5, + I6 => REG_1_21, + O => EXP62_EXP_PT_1 + ); + EXP62_EXP_tsimrenamed_net_Q_1512 : X_OR2 + port map ( + I0 => EXP62_EXP_PT_0, + I1 => EXP62_EXP_PT_1, + O => EXP62_EXP_tsimrenamed_net_Q + ); + EXP63_EXP_1513 : X_BUF + port map ( + I => EXP63_EXP_tsimrenamed_net_Q, + O => EXP63_EXP + ); + EXP63_EXP_PT_0_1514 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP63_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_20_IBUF, + I6 => NlwInverterSignal_EXP63_EXP_PT_0_IN6, + O => EXP63_EXP_PT_0 + ); + EXP63_EXP_PT_1_1515 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP63_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP63_EXP_PT_1_IN5, + I6 => REG_1_20, + O => EXP63_EXP_PT_1 + ); + EXP63_EXP_tsimrenamed_net_Q_1516 : X_OR2 + port map ( + I0 => EXP63_EXP_PT_0, + I1 => EXP63_EXP_PT_1, + O => EXP63_EXP_tsimrenamed_net_Q + ); + EXP64_EXP_1517 : X_BUF + port map ( + I => EXP64_EXP_tsimrenamed_net_Q, + O => EXP64_EXP + ); + EXP64_EXP_PT_0_1518 : X_AND3 + port map ( + I0 => NlwInverterSignal_EXP64_EXP_PT_0_IN0, + I1 => NlwInverterSignal_EXP64_EXP_PT_0_IN1, + I2 => state(1), + O => EXP64_EXP_PT_0 + ); + EXP64_EXP_PT_1_1519 : X_AND3 + port map ( + I0 => NlwInverterSignal_EXP64_EXP_PT_1_IN0, + I1 => state(0), + I2 => state(1), + O => EXP64_EXP_PT_1 + ); + EXP64_EXP_tsimrenamed_net_Q_1520 : X_OR2 + port map ( + I0 => EXP64_EXP_PT_0, + I1 => EXP64_EXP_PT_1, + O => EXP64_EXP_tsimrenamed_net_Q + ); + EXP65_EXP_1521 : X_BUF + port map ( + I => EXP65_EXP_tsimrenamed_net_Q, + O => EXP65_EXP + ); + EXP65_EXP_PT_0_1522 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP65_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP65_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP65_EXP_PT_0_IN4, + I5 => DIN_10_IBUF, + I6 => NlwInverterSignal_EXP65_EXP_PT_0_IN6, + O => EXP65_EXP_PT_0 + ); + EXP65_EXP_PT_1_1523 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP65_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP65_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP65_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP65_EXP_PT_1_IN5, + I6 => REG_0_10, + O => EXP65_EXP_PT_1 + ); + EXP65_EXP_tsimrenamed_net_Q_1524 : X_OR2 + port map ( + I0 => EXP65_EXP_PT_0, + I1 => EXP65_EXP_PT_1, + O => EXP65_EXP_tsimrenamed_net_Q + ); + EXP66_EXP_1525 : X_BUF + port map ( + I => EXP66_EXP_tsimrenamed_net_Q, + O => EXP66_EXP + ); + EXP66_EXP_PT_0_1526 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP66_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP66_EXP_PT_0_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP66_EXP_PT_0_IN4, + I5 => DIN_14_IBUF, + I6 => NlwInverterSignal_EXP66_EXP_PT_0_IN6, + O => EXP66_EXP_PT_0 + ); + EXP66_EXP_PT_1_1527 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP66_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => NlwInverterSignal_EXP66_EXP_PT_1_IN2, + I3 => SHIFT_EN, + I4 => NlwInverterSignal_EXP66_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP66_EXP_PT_1_IN5, + I6 => REG_0_14, + O => EXP66_EXP_PT_1 + ); + EXP66_EXP_tsimrenamed_net_Q_1528 : X_OR2 + port map ( + I0 => EXP66_EXP_PT_0, + I1 => EXP66_EXP_PT_1, + O => EXP66_EXP_tsimrenamed_net_Q + ); + EXP67_EXP_1529 : X_BUF + port map ( + I => EXP67_EXP_tsimrenamed_net_Q, + O => EXP67_EXP + ); + EXP67_EXP_PT_0_1530 : X_AND2 + port map ( + I0 => LOAD_PRESCALER_IBUF, + I1 => count(0), + O => EXP67_EXP_PT_0 + ); + EXP67_EXP_PT_1_1531 : X_AND3 + port map ( + I0 => NlwInverterSignal_EXP67_EXP_PT_1_IN0, + I1 => NlwInverterSignal_EXP67_EXP_PT_1_IN1, + I2 => NlwInverterSignal_EXP67_EXP_PT_1_IN2, + O => EXP67_EXP_PT_1 + ); + EXP67_EXP_tsimrenamed_net_Q_1532 : X_OR2 + port map ( + I0 => EXP67_EXP_PT_0, + I1 => EXP67_EXP_PT_1, + O => EXP67_EXP_tsimrenamed_net_Q + ); + EXP68_EXP_1533 : X_BUF + port map ( + I => EXP68_EXP_tsimrenamed_net_Q, + O => EXP68_EXP + ); + EXP68_EXP_PT_0_1534 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP68_EXP_PT_0_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => DIN_28_IBUF, + I6 => NlwInverterSignal_EXP68_EXP_PT_0_IN6, + O => EXP68_EXP_PT_0 + ); + EXP68_EXP_PT_1_1535 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP68_EXP_PT_1_IN0, + I1 => LOAD_SREG_IBUF, + I2 => writeBufId(0), + I3 => SHIFT_EN, + I4 => readBufId(0), + I5 => NlwInverterSignal_EXP68_EXP_PT_1_IN5, + I6 => REG_1_28, + O => EXP68_EXP_PT_1 + ); + EXP68_EXP_tsimrenamed_net_Q_1536 : X_OR2 + port map ( + I0 => EXP68_EXP_PT_0, + I1 => EXP68_EXP_PT_1, + O => EXP68_EXP_tsimrenamed_net_Q + ); + EXP69_EXP_1537 : X_BUF + port map ( + I => EXP69_EXP_tsimrenamed_net_Q, + O => EXP69_EXP + ); + EXP69_EXP_PT_0_1538 : X_AND2 + port map ( + I0 => LOAD_SREG_IBUF, + I1 => LOAD_SREG_IBUF, + O => EXP69_EXP_PT_0 + ); + EXP69_EXP_PT_1_1539 : X_AND7 + port map ( + I0 => NlwInverterSignal_EXP69_EXP_PT_1_IN0, + I1 => NlwInverterSignal_EXP69_EXP_PT_1_IN1, + I2 => NlwInverterSignal_EXP69_EXP_PT_1_IN2, + I3 => NlwInverterSignal_EXP69_EXP_PT_1_IN3, + I4 => NlwInverterSignal_EXP69_EXP_PT_1_IN4, + I5 => NlwInverterSignal_EXP69_EXP_PT_1_IN5, + I6 => NlwInverterSignal_EXP69_EXP_PT_1_IN6, + O => EXP69_EXP_PT_1 + ); + EXP69_EXP_tsimrenamed_net_Q_1540 : X_OR2 + port map ( + I0 => EXP69_EXP_PT_0, + I1 => EXP69_EXP_PT_1, + O => EXP69_EXP_tsimrenamed_net_Q + ); + NlwInverterBlock_SCLK_CE_IN0 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_SCLK_CE_IN0 + ); + NlwInverterBlock_SCLK_CE_IN2 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_SCLK_CE_IN2 + ); + NlwInverterBlock_SCLK_CE_IN3 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_SCLK_CE_IN3 + ); + NlwInverterBlock_SCLK_CE_IN4 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_SCLK_CE_IN4 + ); + NlwInverterBlock_SCLK_CE_IN5 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_SCLK_CE_IN5 + ); + NlwInverterBlock_SCLK_CE_IN6 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_SCLK_CE_IN6 + ); + NlwInverterBlock_readBufId_0_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_readBufId_0_CLKF_IN0 + ); + NlwInverterBlock_readBufId_0_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_readBufId_0_CLKF_IN1 + ); + NlwInverterBlock_readBufId_0_CE_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_readBufId_0_CE_IN0 + ); + NlwInverterBlock_readBufId_0_CE_IN1 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_readBufId_0_CE_IN1 + ); + NlwInverterBlock_readBufId_0_CE_IN2 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_readBufId_0_CE_IN2 + ); + NlwInverterBlock_readBufId_0_CE_IN3 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_readBufId_0_CE_IN3 + ); + NlwInverterBlock_readBufId_0_CE_IN4 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_readBufId_0_CE_IN4 + ); + NlwInverterBlock_readBufId_0_CE_IN5 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_readBufId_0_CE_IN5 + ); + NlwInverterBlock_buf_depth_0_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => buf_depth_0_RSTF, + O => NlwInverterSignal_buf_depth_0_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_buf_depth_0_D2_PT_0_IN1 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_buf_depth_0_D2_PT_0_IN1 + ); + NlwInverterBlock_buf_depth_0_D2_PT_0_IN2 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_buf_depth_0_D2_PT_0_IN2 + ); + NlwInverterBlock_buf_depth_0_D2_PT_0_IN3 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_buf_depth_0_D2_PT_0_IN3 + ); + NlwInverterBlock_buf_depth_0_D2_PT_0_IN4 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_buf_depth_0_D2_PT_0_IN4 + ); + NlwInverterBlock_buf_depth_0_D2_PT_0_IN5 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_buf_depth_0_D2_PT_0_IN5 + ); + NlwInverterBlock_buf_depth_0_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_buf_depth_0_D2_PT_1_IN0 + ); + NlwInverterBlock_buf_depth_0_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_buf_depth_0_D2_PT_1_IN2 + ); + NlwInverterBlock_buf_depth_0_D2_PT_1_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_buf_depth_0_D2_PT_1_IN3 + ); + NlwInverterBlock_buf_depth_0_D2_PT_1_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_buf_depth_0_D2_PT_1_IN4 + ); + NlwInverterBlock_buf_depth_0_D2_PT_1_IN5 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_buf_depth_0_D2_PT_1_IN5 + ); + NlwInverterBlock_buf_depth_0_D2_PT_1_IN6 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_buf_depth_0_D2_PT_1_IN6 + ); + NlwInverterBlock_buf_depth_0_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_buf_depth_0_CLKF_IN0 + ); + NlwInverterBlock_buf_depth_0_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_buf_depth_0_CLKF_IN1 + ); + NlwInverterBlock_buf_depth_0_SETF_IN1 : X_INV + port map ( + I => buf_depth(0), + O => NlwInverterSignal_buf_depth_0_SETF_IN1 + ); + NlwInverterBlock_buf_depth_0_SETF_IN2 : X_INV + port map ( + I => buf_depth(1), + O => NlwInverterSignal_buf_depth_0_SETF_IN2 + ); + NlwInverterBlock_buf_depth_1_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => buf_depth_1_RSTF, + O => NlwInverterSignal_buf_depth_1_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_buf_depth_1_D2_PT_0_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_buf_depth_1_D2_PT_0_IN2 + ); + NlwInverterBlock_buf_depth_1_D2_PT_0_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_buf_depth_1_D2_PT_0_IN3 + ); + NlwInverterBlock_buf_depth_1_D2_PT_0_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_buf_depth_1_D2_PT_0_IN4 + ); + NlwInverterBlock_buf_depth_1_D2_PT_0_IN5 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_buf_depth_1_D2_PT_0_IN5 + ); + NlwInverterBlock_buf_depth_1_D2_PT_0_IN6 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_buf_depth_1_D2_PT_0_IN6 + ); + NlwInverterBlock_buf_depth_1_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_buf_depth_1_D2_PT_1_IN0 + ); + NlwInverterBlock_buf_depth_1_D2_PT_1_IN1 : X_INV + port map ( + I => buf_depth(0), + O => NlwInverterSignal_buf_depth_1_D2_PT_1_IN1 + ); + NlwInverterBlock_buf_depth_1_D2_PT_1_IN3 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_buf_depth_1_D2_PT_1_IN3 + ); + NlwInverterBlock_buf_depth_1_D2_PT_1_IN4 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_buf_depth_1_D2_PT_1_IN4 + ); + NlwInverterBlock_buf_depth_1_D2_PT_1_IN5 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_buf_depth_1_D2_PT_1_IN5 + ); + NlwInverterBlock_buf_depth_1_D2_PT_1_IN6 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_buf_depth_1_D2_PT_1_IN6 + ); + NlwInverterBlock_buf_depth_1_D2_PT_1_IN7 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_buf_depth_1_D2_PT_1_IN7 + ); + NlwInverterBlock_buf_depth_1_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_buf_depth_1_CLKF_IN0 + ); + NlwInverterBlock_buf_depth_1_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_buf_depth_1_CLKF_IN1 + ); + NlwInverterBlock_buf_depth_1_SETF_IN2 : X_INV + port map ( + I => buf_depth(1), + O => NlwInverterSignal_buf_depth_1_SETF_IN2 + ); + NlwInverterBlock_SHIFT_CNT_0_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_CNT_0_RSTF, + O => NlwInverterSignal_SHIFT_CNT_0_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_D_IN0 : X_INV + port map ( + I => SHIFT_CNT_0_D1, + O => NlwInverterSignal_SHIFT_CNT_0_D_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_D2_PT_0_IN0 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_0_D2_PT_0_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_D2_PT_0_IN1 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_0_D2_PT_0_IN1 + ); + NlwInverterBlock_SHIFT_CNT_0_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_CNT_0_CLKF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_CNT_0_CLKF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_0_SETF_IN1 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_0_SETF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_0_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_SHIFT_CNT_0_EXP_tsimrenamed_net_IN1 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN1 + ); + NlwInverterBlock_SHIFT_CNT_0_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_SHIFT_CNT_0_EXP_tsimrenamed_net_IN3 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN3 + ); + NlwInverterBlock_SHIFT_CNT_0_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SHIFT_CNT_0_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_count_0_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_0_RSTF, + O => NlwInverterSignal_count_0_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_0_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_0_D2_PT_1_IN1 + ); + NlwInverterBlock_count_0_D2_PT_2_IN0 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_0_D2_PT_2_IN0 + ); + NlwInverterBlock_count_0_D2_PT_2_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_0_D2_PT_2_IN1 + ); + NlwInverterBlock_count_0_D2_PT_2_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_0_D2_PT_2_IN2 + ); + NlwInverterBlock_count_0_D2_PT_2_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_0_D2_PT_2_IN3 + ); + NlwInverterBlock_count_0_D2_PT_2_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_0_D2_PT_2_IN4 + ); + NlwInverterBlock_count_0_D2_PT_2_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_0_D2_PT_2_IN5 + ); + NlwInverterBlock_count_0_RSTF_IN1 : X_INV + port map ( + I => CLK_SCALE(0), + O => NlwInverterSignal_count_0_RSTF_IN1 + ); + NlwInverterBlock_count_0_EXP_tsimrenamed_net_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_0_EXP_tsimrenamed_net_IN1 + ); + NlwInverterBlock_count_0_EXP_tsimrenamed_net_IN3 : X_INV + port map ( + I => CLK_SCALE(2), + O => NlwInverterSignal_count_0_EXP_tsimrenamed_net_IN3 + ); + NlwInverterBlock_count_4_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_4_RSTF, + O => NlwInverterSignal_count_4_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_4_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_4_D2_PT_1_IN0 + ); + NlwInverterBlock_count_4_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_4_D2_PT_1_IN1 + ); + NlwInverterBlock_count_4_D2_PT_1_IN2 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_4_D2_PT_1_IN2 + ); + NlwInverterBlock_count_4_D2_PT_1_IN3 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_4_D2_PT_1_IN3 + ); + NlwInverterBlock_count_4_D2_PT_1_IN4 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_4_D2_PT_1_IN4 + ); + NlwInverterBlock_count_4_D2_PT_1_IN5 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_4_D2_PT_1_IN5 + ); + NlwInverterBlock_count_4_D2_PT_2_IN0 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_4_D2_PT_2_IN0 + ); + NlwInverterBlock_count_4_D2_PT_2_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_4_D2_PT_2_IN1 + ); + NlwInverterBlock_count_4_D2_PT_2_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_4_D2_PT_2_IN2 + ); + NlwInverterBlock_count_4_D2_PT_2_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_4_D2_PT_2_IN3 + ); + NlwInverterBlock_count_4_D2_PT_2_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_4_D2_PT_2_IN4 + ); + NlwInverterBlock_count_4_D2_PT_2_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_4_D2_PT_2_IN5 + ); + NlwInverterBlock_count_4_RSTF_IN1 : X_INV + port map ( + I => CLK_SCALE(4), + O => NlwInverterSignal_count_4_RSTF_IN1 + ); + NlwInverterBlock_count_4_EXP_tsimrenamed_net_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN1 + ); + NlwInverterBlock_count_4_EXP_tsimrenamed_net_IN3 : X_INV + port map ( + I => CLK_SCALE(3), + O => NlwInverterSignal_count_4_EXP_tsimrenamed_net_IN3 + ); + NlwInverterBlock_SHIFT_CNT_1_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_CNT_1_RSTF, + O => NlwInverterSignal_SHIFT_CNT_1_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_D_IN0 : X_INV + port map ( + I => SHIFT_CNT_1_D1, + O => NlwInverterSignal_SHIFT_CNT_1_D_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_D2_PT_1_IN0 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_1_D2_PT_1_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_D2_PT_1_IN1 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_1_D2_PT_1_IN1 + ); + NlwInverterBlock_SHIFT_CNT_1_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_CNT_1_CLKF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_1_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_CNT_1_CLKF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_1_SETF_IN1 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_1_SETF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_2_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_CNT_2_RSTF, + O => NlwInverterSignal_SHIFT_CNT_2_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_CNT_2_D_IN0 : X_INV + port map ( + I => SHIFT_CNT_2_D1, + O => NlwInverterSignal_SHIFT_CNT_2_D_IN0 + ); + NlwInverterBlock_SHIFT_CNT_2_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_CNT_2_CLKF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_2_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_CNT_2_CLKF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_2_SETF_IN1 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_2_SETF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_2_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => buf_depth(0), + O => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_SHIFT_CNT_2_EXP_tsimrenamed_net_IN1 : X_INV + port map ( + I => buf_depth(1), + O => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN1 + ); + NlwInverterBlock_SHIFT_CNT_2_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_SHIFT_CNT_2_EXP_tsimrenamed_net_IN3 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN3 + ); + NlwInverterBlock_SHIFT_CNT_2_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_SHIFT_CNT_2_EXP_tsimrenamed_net_IN5 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_SHIFT_CNT_2_EXP_tsimrenamed_net_IN5 + ); + NlwInverterBlock_SHIFT_CNT_3_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_CNT_3_RSTF, + O => NlwInverterSignal_SHIFT_CNT_3_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_CNT_3_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN0 + ); + NlwInverterBlock_SHIFT_CNT_3_D2_PT_1_IN1 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN1 + ); + NlwInverterBlock_SHIFT_CNT_3_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN2 + ); + NlwInverterBlock_SHIFT_CNT_3_D2_PT_1_IN3 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_3_D2_PT_1_IN3 + ); + NlwInverterBlock_SHIFT_CNT_3_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_CNT_3_CLKF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_3_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_CNT_3_CLKF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_3_SETF_IN1 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_3_SETF_IN1 + ); + NlwInverterBlock_count_1_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_1_RSTF, + O => NlwInverterSignal_count_1_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_1_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_1_D2_PT_1_IN0 + ); + NlwInverterBlock_count_1_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_1_D2_PT_1_IN1 + ); + NlwInverterBlock_count_1_D2_PT_1_IN2 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_1_D2_PT_1_IN2 + ); + NlwInverterBlock_count_1_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_1_D2_PT_2_IN1 + ); + NlwInverterBlock_count_1_D2_PT_2_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_1_D2_PT_2_IN2 + ); + NlwInverterBlock_count_1_D2_PT_3_IN0 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_1_D2_PT_3_IN0 + ); + NlwInverterBlock_count_1_D2_PT_3_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_1_D2_PT_3_IN1 + ); + NlwInverterBlock_count_1_D2_PT_3_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_1_D2_PT_3_IN2 + ); + NlwInverterBlock_count_1_D2_PT_3_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_1_D2_PT_3_IN3 + ); + NlwInverterBlock_count_1_D2_PT_3_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_1_D2_PT_3_IN4 + ); + NlwInverterBlock_count_1_D2_PT_3_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_1_D2_PT_3_IN5 + ); + NlwInverterBlock_count_1_RSTF_IN1 : X_INV + port map ( + I => CLK_SCALE(1), + O => NlwInverterSignal_count_1_RSTF_IN1 + ); + NlwInverterBlock_count_2_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_2_RSTF, + O => NlwInverterSignal_count_2_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_2_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_2_D2_PT_1_IN1 + ); + NlwInverterBlock_count_2_D2_PT_1_IN2 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_2_D2_PT_1_IN2 + ); + NlwInverterBlock_count_2_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_2_D2_PT_2_IN0 + ); + NlwInverterBlock_count_2_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_2_D2_PT_2_IN1 + ); + NlwInverterBlock_count_2_D2_PT_2_IN2 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_2_D2_PT_2_IN2 + ); + NlwInverterBlock_count_2_D2_PT_2_IN3 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_2_D2_PT_2_IN3 + ); + NlwInverterBlock_count_2_D2_PT_3_IN0 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_2_D2_PT_3_IN0 + ); + NlwInverterBlock_count_2_D2_PT_3_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_2_D2_PT_3_IN1 + ); + NlwInverterBlock_count_2_D2_PT_3_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_2_D2_PT_3_IN2 + ); + NlwInverterBlock_count_2_D2_PT_3_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_2_D2_PT_3_IN3 + ); + NlwInverterBlock_count_2_D2_PT_3_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_2_D2_PT_3_IN4 + ); + NlwInverterBlock_count_2_D2_PT_3_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_2_D2_PT_3_IN5 + ); + NlwInverterBlock_count_2_RSTF_IN1 : X_INV + port map ( + I => CLK_SCALE(2), + O => NlwInverterSignal_count_2_RSTF_IN1 + ); + NlwInverterBlock_count_3_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_3_RSTF, + O => NlwInverterSignal_count_3_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_3_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_3_D2_PT_1_IN1 + ); + NlwInverterBlock_count_3_D2_PT_1_IN2 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_3_D2_PT_1_IN2 + ); + NlwInverterBlock_count_3_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_count_3_D2_PT_2_IN0 + ); + NlwInverterBlock_count_3_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_3_D2_PT_2_IN1 + ); + NlwInverterBlock_count_3_D2_PT_2_IN2 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_3_D2_PT_2_IN2 + ); + NlwInverterBlock_count_3_D2_PT_2_IN3 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_3_D2_PT_2_IN3 + ); + NlwInverterBlock_count_3_D2_PT_2_IN4 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_3_D2_PT_2_IN4 + ); + NlwInverterBlock_count_3_D2_PT_3_IN0 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_3_D2_PT_3_IN0 + ); + NlwInverterBlock_count_3_D2_PT_3_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_3_D2_PT_3_IN1 + ); + NlwInverterBlock_count_3_D2_PT_3_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_3_D2_PT_3_IN2 + ); + NlwInverterBlock_count_3_D2_PT_3_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_3_D2_PT_3_IN3 + ); + NlwInverterBlock_count_3_D2_PT_3_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_3_D2_PT_3_IN4 + ); + NlwInverterBlock_count_3_D2_PT_3_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_3_D2_PT_3_IN5 + ); + NlwInverterBlock_count_3_RSTF_IN1 : X_INV + port map ( + I => CLK_SCALE(3), + O => NlwInverterSignal_count_3_RSTF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_4_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_CNT_4_RSTF, + O => NlwInverterSignal_SHIFT_CNT_4_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_CNT_4_D2_PT_1_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN0 + ); + NlwInverterBlock_SHIFT_CNT_4_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN2 + ); + NlwInverterBlock_SHIFT_CNT_4_D2_PT_1_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN3 + ); + NlwInverterBlock_SHIFT_CNT_4_D2_PT_1_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN4 + ); + NlwInverterBlock_SHIFT_CNT_4_D2_PT_1_IN5 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SHIFT_CNT_4_D2_PT_1_IN5 + ); + NlwInverterBlock_SHIFT_CNT_4_D2_PT_2_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN0 + ); + NlwInverterBlock_SHIFT_CNT_4_D2_PT_2_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN2 + ); + NlwInverterBlock_SHIFT_CNT_4_D2_PT_2_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN3 + ); + NlwInverterBlock_SHIFT_CNT_4_D2_PT_2_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN4 + ); + NlwInverterBlock_SHIFT_CNT_4_D2_PT_2_IN5 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_SHIFT_CNT_4_D2_PT_2_IN5 + ); + NlwInverterBlock_SHIFT_CNT_4_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_CNT_4_CLKF_IN0 + ); + NlwInverterBlock_SHIFT_CNT_4_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_SHIFT_CNT_4_CLKF_IN1 + ); + NlwInverterBlock_SHIFT_CNT_4_SETF_IN1 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_SHIFT_CNT_4_SETF_IN1 + ); + NlwInverterBlock_count_5_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => count_5_RSTF, + O => NlwInverterSignal_count_5_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_count_5_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_5_D2_PT_1_IN1 + ); + NlwInverterBlock_count_5_D2_PT_1_IN3 : X_INV + port map ( + I => CLK_SCALE(5), + O => NlwInverterSignal_count_5_D2_PT_1_IN3 + ); + NlwInverterBlock_count_5_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_5_D2_PT_2_IN1 + ); + NlwInverterBlock_count_5_D2_PT_2_IN2 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_5_D2_PT_2_IN2 + ); + NlwInverterBlock_count_5_RSTF_IN1 : X_INV + port map ( + I => CLK_SCALE(5), + O => NlwInverterSignal_count_5_RSTF_IN1 + ); + NlwInverterBlock_count_5_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_count_5_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_writeBufId_0_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_writeBufId_0_CLKF_IN0 + ); + NlwInverterBlock_writeBufId_0_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_writeBufId_0_CLKF_IN1 + ); + NlwInverterBlock_writeBufId_0_CE_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_writeBufId_0_CE_IN0 + ); + NlwInverterBlock_writeBufId_0_CE_IN1 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_writeBufId_0_CE_IN1 + ); + NlwInverterBlock_writeBufId_0_CE_IN2 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_writeBufId_0_CE_IN2 + ); + NlwInverterBlock_writeBufId_0_CE_IN3 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_writeBufId_0_CE_IN3 + ); + NlwInverterBlock_writeBufId_0_CE_IN4 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_writeBufId_0_CE_IN4 + ); + NlwInverterBlock_writeBufId_0_CE_IN5 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_writeBufId_0_CE_IN5 + ); + NlwInverterBlock_CLK_SCALE_0_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_CLK_SCALE_0_EXP_PT_0_IN1 + ); + NlwInverterBlock_CLK_SCALE_0_EXP_PT_0_IN3 : X_INV + port map ( + I => CLK_SCALE(4), + O => NlwInverterSignal_CLK_SCALE_0_EXP_PT_0_IN3 + ); + NlwInverterBlock_CLK_SCALE_0_EXP_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_CLK_SCALE_0_EXP_PT_1_IN1 + ); + NlwInverterBlock_CLK_SCALE_0_EXP_PT_1_IN2 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_CLK_SCALE_0_EXP_PT_1_IN2 + ); + NlwInverterBlock_REG_0_0_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_0_RSTF, + O => NlwInverterSignal_REG_0_0_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_0_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_0_CLKF_IN0 + ); + NlwInverterBlock_REG_0_0_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_0_CLKF_IN1 + ); + NlwInverterBlock_REG_0_0_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_0_SETF_IN1 + ); + NlwInverterBlock_REG_0_0_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_0_RSTF_IN1 + ); + NlwInverterBlock_REG_0_0_RSTF_IN2 : X_INV + port map ( + I => DIN_0_IBUF, + O => NlwInverterSignal_REG_0_0_RSTF_IN2 + ); + NlwInverterBlock_REG_0_0_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_0_EXP_PT_0_IN0 + ); + NlwInverterBlock_REG_0_0_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_0_EXP_PT_0_IN2 + ); + NlwInverterBlock_REG_0_0_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_0_EXP_PT_0_IN4 + ); + NlwInverterBlock_REG_0_0_EXP_PT_0_IN6 : X_INV + port map ( + I => DIN_4_IBUF, + O => NlwInverterSignal_REG_0_0_EXP_PT_0_IN6 + ); + NlwInverterBlock_REG_0_0_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_0_EXP_PT_1_IN0 + ); + NlwInverterBlock_REG_0_0_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_0_EXP_PT_1_IN2 + ); + NlwInverterBlock_REG_0_0_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_0_EXP_PT_1_IN4 + ); + NlwInverterBlock_REG_0_0_EXP_PT_1_IN5 : X_INV + port map ( + I => REG_0_4, + O => NlwInverterSignal_REG_0_0_EXP_PT_1_IN5 + ); + NlwInverterBlock_REG_0_1_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_1_RSTF, + O => NlwInverterSignal_REG_0_1_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_1_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_1_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_1_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_1_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_1_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_1_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_1_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_1, + O => NlwInverterSignal_REG_0_1_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_1_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_1_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_1_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_1_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_1_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_1_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_1_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_0, + O => NlwInverterSignal_REG_0_1_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_1_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_1_CLKF_IN0 + ); + NlwInverterBlock_REG_0_1_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_1_CLKF_IN1 + ); + NlwInverterBlock_REG_0_1_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_1_SETF_IN1 + ); + NlwInverterBlock_REG_0_1_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_1_RSTF_IN1 + ); + NlwInverterBlock_REG_0_1_RSTF_IN2 : X_INV + port map ( + I => DIN_1_IBUF, + O => NlwInverterSignal_REG_0_1_RSTF_IN2 + ); + NlwInverterBlock_REG_0_10_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_10_RSTF, + O => NlwInverterSignal_REG_0_10_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_10_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_10_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_10_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_10_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_10_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_10_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_10_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_9, + O => NlwInverterSignal_REG_0_10_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_10_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_10_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_10_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_10_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_10_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_10_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_10_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_10, + O => NlwInverterSignal_REG_0_10_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_10_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_10_CLKF_IN0 + ); + NlwInverterBlock_REG_0_10_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_10_CLKF_IN1 + ); + NlwInverterBlock_REG_0_10_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_10_SETF_IN1 + ); + NlwInverterBlock_REG_0_10_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_10_RSTF_IN1 + ); + NlwInverterBlock_REG_0_10_RSTF_IN2 : X_INV + port map ( + I => DIN_10_IBUF, + O => NlwInverterSignal_REG_0_10_RSTF_IN2 + ); + NlwInverterBlock_REG_0_11_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_11_RSTF, + O => NlwInverterSignal_REG_0_11_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_11_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_11_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_11_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_11_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_11_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_11_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_11_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_11, + O => NlwInverterSignal_REG_0_11_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_11_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_11_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_11_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_11_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_11_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_11_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_11_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_10, + O => NlwInverterSignal_REG_0_11_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_11_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_11_CLKF_IN0 + ); + NlwInverterBlock_REG_0_11_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_11_CLKF_IN1 + ); + NlwInverterBlock_REG_0_11_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_11_SETF_IN1 + ); + NlwInverterBlock_REG_0_11_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_11_RSTF_IN1 + ); + NlwInverterBlock_REG_0_11_RSTF_IN2 : X_INV + port map ( + I => DIN_11_IBUF, + O => NlwInverterSignal_REG_0_11_RSTF_IN2 + ); + NlwInverterBlock_REG_0_12_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_12_RSTF, + O => NlwInverterSignal_REG_0_12_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_12_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_12_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_12_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_12_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_12_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_12_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_12_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_12, + O => NlwInverterSignal_REG_0_12_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_12_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_12_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_12_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_12_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_12_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_12_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_12_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_11, + O => NlwInverterSignal_REG_0_12_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_12_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_12_CLKF_IN0 + ); + NlwInverterBlock_REG_0_12_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_12_CLKF_IN1 + ); + NlwInverterBlock_REG_0_12_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_12_SETF_IN1 + ); + NlwInverterBlock_REG_0_12_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_12_RSTF_IN1 + ); + NlwInverterBlock_REG_0_12_RSTF_IN2 : X_INV + port map ( + I => DIN_12_IBUF, + O => NlwInverterSignal_REG_0_12_RSTF_IN2 + ); + NlwInverterBlock_REG_0_13_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_13_RSTF, + O => NlwInverterSignal_REG_0_13_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_13_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_13_CLKF_IN0 + ); + NlwInverterBlock_REG_0_13_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_13_CLKF_IN1 + ); + NlwInverterBlock_REG_0_13_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_13_SETF_IN1 + ); + NlwInverterBlock_REG_0_13_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_13_RSTF_IN1 + ); + NlwInverterBlock_REG_0_13_RSTF_IN2 : X_INV + port map ( + I => DIN_13_IBUF, + O => NlwInverterSignal_REG_0_13_RSTF_IN2 + ); + NlwInverterBlock_REG_0_13_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_13_EXP_PT_0_IN0 + ); + NlwInverterBlock_REG_0_13_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_13_EXP_PT_0_IN2 + ); + NlwInverterBlock_REG_0_13_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_13_EXP_PT_0_IN4 + ); + NlwInverterBlock_REG_0_13_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_12, + O => NlwInverterSignal_REG_0_13_EXP_PT_0_IN6 + ); + NlwInverterBlock_REG_0_13_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_13_EXP_PT_1_IN0 + ); + NlwInverterBlock_REG_0_13_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_13_EXP_PT_1_IN2 + ); + NlwInverterBlock_REG_0_13_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_13_EXP_PT_1_IN4 + ); + NlwInverterBlock_REG_0_13_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_12_IBUF, + O => NlwInverterSignal_REG_0_13_EXP_PT_1_IN5 + ); + NlwInverterBlock_REG_0_14_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_14_RSTF, + O => NlwInverterSignal_REG_0_14_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_14_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_14_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_14_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_14_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_14_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_14_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_14_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_14, + O => NlwInverterSignal_REG_0_14_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_14_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_14_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_14_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_14_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_14_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_14_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_14_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_13, + O => NlwInverterSignal_REG_0_14_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_14_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_14_CLKF_IN0 + ); + NlwInverterBlock_REG_0_14_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_14_CLKF_IN1 + ); + NlwInverterBlock_REG_0_14_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_14_SETF_IN1 + ); + NlwInverterBlock_REG_0_14_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_14_RSTF_IN1 + ); + NlwInverterBlock_REG_0_14_RSTF_IN2 : X_INV + port map ( + I => DIN_14_IBUF, + O => NlwInverterSignal_REG_0_14_RSTF_IN2 + ); + NlwInverterBlock_REG_0_15_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_15_RSTF, + O => NlwInverterSignal_REG_0_15_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_15_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_15_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_15_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_15_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_15_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_15_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_15_D2_PT_1_IN4 : X_INV + port map ( + I => REG_0_14, + O => NlwInverterSignal_REG_0_15_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_0_15_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_15_CLKF_IN0 + ); + NlwInverterBlock_REG_0_15_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_15_CLKF_IN1 + ); + NlwInverterBlock_REG_0_15_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_15_SETF_IN1 + ); + NlwInverterBlock_REG_0_15_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_15_RSTF_IN1 + ); + NlwInverterBlock_REG_0_15_RSTF_IN2 : X_INV + port map ( + I => DIN_15_IBUF, + O => NlwInverterSignal_REG_0_15_RSTF_IN2 + ); + NlwInverterBlock_REG_0_15_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_0_15_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_REG_0_15_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_REG_0_15_EXP_tsimrenamed_net_IN5 : X_INV + port map ( + I => REG_0_16, + O => NlwInverterSignal_REG_0_15_EXP_tsimrenamed_net_IN5 + ); + NlwInverterBlock_REG_0_16_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_16_RSTF, + O => NlwInverterSignal_REG_0_16_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_16_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_16_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_16_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_16_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_16_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_16_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_16_D2_PT_2_IN5 : X_INV + port map ( + I => REG_0_16, + O => NlwInverterSignal_REG_0_16_D2_PT_2_IN5 + ); + NlwInverterBlock_REG_0_16_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_16_D2_PT_3_IN0 + ); + NlwInverterBlock_REG_0_16_D2_PT_3_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_16_D2_PT_3_IN1 + ); + NlwInverterBlock_REG_0_16_D2_PT_3_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_16_D2_PT_3_IN3 + ); + NlwInverterBlock_REG_0_16_D2_PT_3_IN4 : X_INV + port map ( + I => REG_0_15, + O => NlwInverterSignal_REG_0_16_D2_PT_3_IN4 + ); + NlwInverterBlock_REG_0_16_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_16_CLKF_IN0 + ); + NlwInverterBlock_REG_0_16_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_16_CLKF_IN1 + ); + NlwInverterBlock_REG_0_16_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_16_SETF_IN1 + ); + NlwInverterBlock_REG_0_16_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_16_RSTF_IN1 + ); + NlwInverterBlock_REG_0_16_RSTF_IN2 : X_INV + port map ( + I => DIN_16_IBUF, + O => NlwInverterSignal_REG_0_16_RSTF_IN2 + ); + NlwInverterBlock_REG_0_17_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_17_RSTF, + O => NlwInverterSignal_REG_0_17_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_17_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_17_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_17_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_17_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_17_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_17_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_17_D2_PT_1_IN4 : X_INV + port map ( + I => REG_0_16, + O => NlwInverterSignal_REG_0_17_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_0_17_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_17_CLKF_IN0 + ); + NlwInverterBlock_REG_0_17_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_17_CLKF_IN1 + ); + NlwInverterBlock_REG_0_17_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_17_SETF_IN1 + ); + NlwInverterBlock_REG_0_17_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_17_RSTF_IN1 + ); + NlwInverterBlock_REG_0_17_RSTF_IN2 : X_INV + port map ( + I => DIN_17_IBUF, + O => NlwInverterSignal_REG_0_17_RSTF_IN2 + ); + NlwInverterBlock_REG_0_17_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_0_17_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_REG_0_17_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_REG_0_17_EXP_tsimrenamed_net_IN6 : X_INV + port map ( + I => DIN_16_IBUF, + O => NlwInverterSignal_REG_0_17_EXP_tsimrenamed_net_IN6 + ); + NlwInverterBlock_REG_0_18_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_18_RSTF, + O => NlwInverterSignal_REG_0_18_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_18_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_18_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_18_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_18_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_18_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_18_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_18_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_18, + O => NlwInverterSignal_REG_0_18_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_18_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_18_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_18_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_18_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_18_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_18_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_18_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_17, + O => NlwInverterSignal_REG_0_18_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_18_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_18_CLKF_IN0 + ); + NlwInverterBlock_REG_0_18_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_18_CLKF_IN1 + ); + NlwInverterBlock_REG_0_18_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_18_SETF_IN1 + ); + NlwInverterBlock_REG_0_18_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_18_RSTF_IN1 + ); + NlwInverterBlock_REG_0_18_RSTF_IN2 : X_INV + port map ( + I => DIN_18_IBUF, + O => NlwInverterSignal_REG_0_18_RSTF_IN2 + ); + NlwInverterBlock_REG_0_19_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_19_RSTF, + O => NlwInverterSignal_REG_0_19_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_19_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_19_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_19_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_19_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_19_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_19_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_19_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_19, + O => NlwInverterSignal_REG_0_19_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_19_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_19_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_19_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_19_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_19_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_19_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_19_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_18, + O => NlwInverterSignal_REG_0_19_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_19_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_19_CLKF_IN0 + ); + NlwInverterBlock_REG_0_19_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_19_CLKF_IN1 + ); + NlwInverterBlock_REG_0_19_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_19_SETF_IN1 + ); + NlwInverterBlock_REG_0_19_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_19_RSTF_IN1 + ); + NlwInverterBlock_REG_0_19_RSTF_IN2 : X_INV + port map ( + I => DIN_19_IBUF, + O => NlwInverterSignal_REG_0_19_RSTF_IN2 + ); + NlwInverterBlock_REG_0_2_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_2_RSTF, + O => NlwInverterSignal_REG_0_2_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_2_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_2_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_2_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_2_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_2_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_2_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_2_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_2, + O => NlwInverterSignal_REG_0_2_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_2_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_2_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_2_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_2_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_2_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_2_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_2_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_1, + O => NlwInverterSignal_REG_0_2_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_2_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_2_CLKF_IN0 + ); + NlwInverterBlock_REG_0_2_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_2_CLKF_IN1 + ); + NlwInverterBlock_REG_0_2_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_2_SETF_IN1 + ); + NlwInverterBlock_REG_0_2_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_2_RSTF_IN1 + ); + NlwInverterBlock_REG_0_2_RSTF_IN2 : X_INV + port map ( + I => DIN_2_IBUF, + O => NlwInverterSignal_REG_0_2_RSTF_IN2 + ); + NlwInverterBlock_REG_0_20_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_20_RSTF, + O => NlwInverterSignal_REG_0_20_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_20_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_20_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_20_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_20_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_20_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_20_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_20_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_20, + O => NlwInverterSignal_REG_0_20_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_20_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_20_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_20_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_20_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_20_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_20_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_20_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_19, + O => NlwInverterSignal_REG_0_20_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_20_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_20_CLKF_IN0 + ); + NlwInverterBlock_REG_0_20_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_20_CLKF_IN1 + ); + NlwInverterBlock_REG_0_20_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_20_SETF_IN1 + ); + NlwInverterBlock_REG_0_20_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_20_RSTF_IN1 + ); + NlwInverterBlock_REG_0_20_RSTF_IN2 : X_INV + port map ( + I => DIN_20_IBUF, + O => NlwInverterSignal_REG_0_20_RSTF_IN2 + ); + NlwInverterBlock_REG_0_21_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_21_RSTF, + O => NlwInverterSignal_REG_0_21_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_21_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_21_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_21_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_21_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_21_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_21_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_21_D2_PT_1_IN4 : X_INV + port map ( + I => REG_0_20, + O => NlwInverterSignal_REG_0_21_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_0_21_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_21_CLKF_IN0 + ); + NlwInverterBlock_REG_0_21_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_21_CLKF_IN1 + ); + NlwInverterBlock_REG_0_21_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_21_SETF_IN1 + ); + NlwInverterBlock_REG_0_21_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_21_RSTF_IN1 + ); + NlwInverterBlock_REG_0_21_RSTF_IN2 : X_INV + port map ( + I => DIN_21_IBUF, + O => NlwInverterSignal_REG_0_21_RSTF_IN2 + ); + NlwInverterBlock_REG_0_21_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_0_21_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_REG_0_21_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_REG_0_21_EXP_tsimrenamed_net_IN5 : X_INV + port map ( + I => REG_0_22, + O => NlwInverterSignal_REG_0_21_EXP_tsimrenamed_net_IN5 + ); + NlwInverterBlock_REG_0_22_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_22_RSTF, + O => NlwInverterSignal_REG_0_22_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_22_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_22_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_22_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_22_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_22_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_22_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_22_D2_PT_2_IN5 : X_INV + port map ( + I => REG_0_22, + O => NlwInverterSignal_REG_0_22_D2_PT_2_IN5 + ); + NlwInverterBlock_REG_0_22_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_22_D2_PT_3_IN0 + ); + NlwInverterBlock_REG_0_22_D2_PT_3_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_22_D2_PT_3_IN1 + ); + NlwInverterBlock_REG_0_22_D2_PT_3_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_22_D2_PT_3_IN3 + ); + NlwInverterBlock_REG_0_22_D2_PT_3_IN4 : X_INV + port map ( + I => REG_0_21, + O => NlwInverterSignal_REG_0_22_D2_PT_3_IN4 + ); + NlwInverterBlock_REG_0_22_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_22_CLKF_IN0 + ); + NlwInverterBlock_REG_0_22_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_22_CLKF_IN1 + ); + NlwInverterBlock_REG_0_22_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_22_SETF_IN1 + ); + NlwInverterBlock_REG_0_22_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_22_RSTF_IN1 + ); + NlwInverterBlock_REG_0_22_RSTF_IN2 : X_INV + port map ( + I => DIN_22_IBUF, + O => NlwInverterSignal_REG_0_22_RSTF_IN2 + ); + NlwInverterBlock_REG_0_23_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_23_RSTF, + O => NlwInverterSignal_REG_0_23_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_23_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_23_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_23_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_23_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_23_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_23_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_23_D2_PT_1_IN4 : X_INV + port map ( + I => REG_0_22, + O => NlwInverterSignal_REG_0_23_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_0_23_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_23_CLKF_IN0 + ); + NlwInverterBlock_REG_0_23_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_23_CLKF_IN1 + ); + NlwInverterBlock_REG_0_23_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_23_SETF_IN1 + ); + NlwInverterBlock_REG_0_23_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_23_RSTF_IN1 + ); + NlwInverterBlock_REG_0_23_RSTF_IN2 : X_INV + port map ( + I => DIN_23_IBUF, + O => NlwInverterSignal_REG_0_23_RSTF_IN2 + ); + NlwInverterBlock_REG_0_23_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_0_23_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_REG_0_23_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_REG_0_23_EXP_tsimrenamed_net_IN6 : X_INV + port map ( + I => DIN_22_IBUF, + O => NlwInverterSignal_REG_0_23_EXP_tsimrenamed_net_IN6 + ); + NlwInverterBlock_REG_0_24_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_24_RSTF, + O => NlwInverterSignal_REG_0_24_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_24_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_24_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_24_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_24_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_24_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_24_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_24_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_24, + O => NlwInverterSignal_REG_0_24_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_24_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_24_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_24_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_24_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_24_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_24_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_24_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_23, + O => NlwInverterSignal_REG_0_24_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_24_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_24_CLKF_IN0 + ); + NlwInverterBlock_REG_0_24_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_24_CLKF_IN1 + ); + NlwInverterBlock_REG_0_24_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_24_SETF_IN1 + ); + NlwInverterBlock_REG_0_24_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_24_RSTF_IN1 + ); + NlwInverterBlock_REG_0_24_RSTF_IN2 : X_INV + port map ( + I => DIN_24_IBUF, + O => NlwInverterSignal_REG_0_24_RSTF_IN2 + ); + NlwInverterBlock_REG_0_25_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_25_RSTF, + O => NlwInverterSignal_REG_0_25_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_25_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_25_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_25_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_25_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_25_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_25_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_25_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_25, + O => NlwInverterSignal_REG_0_25_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_25_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_25_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_25_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_25_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_25_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_25_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_25_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_24, + O => NlwInverterSignal_REG_0_25_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_25_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_25_CLKF_IN0 + ); + NlwInverterBlock_REG_0_25_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_25_CLKF_IN1 + ); + NlwInverterBlock_REG_0_25_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_25_SETF_IN1 + ); + NlwInverterBlock_REG_0_25_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_25_RSTF_IN1 + ); + NlwInverterBlock_REG_0_25_RSTF_IN2 : X_INV + port map ( + I => DIN_25_IBUF, + O => NlwInverterSignal_REG_0_25_RSTF_IN2 + ); + NlwInverterBlock_REG_0_26_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_26_RSTF, + O => NlwInverterSignal_REG_0_26_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_26_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_26_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_26_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_26_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_26_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_26_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_26_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_26, + O => NlwInverterSignal_REG_0_26_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_26_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_26_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_26_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_26_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_26_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_26_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_26_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_25, + O => NlwInverterSignal_REG_0_26_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_26_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_26_CLKF_IN0 + ); + NlwInverterBlock_REG_0_26_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_26_CLKF_IN1 + ); + NlwInverterBlock_REG_0_26_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_26_SETF_IN1 + ); + NlwInverterBlock_REG_0_26_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_26_RSTF_IN1 + ); + NlwInverterBlock_REG_0_26_RSTF_IN2 : X_INV + port map ( + I => DIN_26_IBUF, + O => NlwInverterSignal_REG_0_26_RSTF_IN2 + ); + NlwInverterBlock_REG_0_27_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_27_RSTF, + O => NlwInverterSignal_REG_0_27_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_27_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_27_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_27_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_27_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_27_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_27_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_27_D2_PT_1_IN4 : X_INV + port map ( + I => REG_0_26, + O => NlwInverterSignal_REG_0_27_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_0_27_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_27_CLKF_IN0 + ); + NlwInverterBlock_REG_0_27_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_27_CLKF_IN1 + ); + NlwInverterBlock_REG_0_27_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_27_SETF_IN1 + ); + NlwInverterBlock_REG_0_27_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_27_RSTF_IN1 + ); + NlwInverterBlock_REG_0_27_RSTF_IN2 : X_INV + port map ( + I => DIN_27_IBUF, + O => NlwInverterSignal_REG_0_27_RSTF_IN2 + ); + NlwInverterBlock_REG_0_27_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_27_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_0_27_EXP_tsimrenamed_net_IN6 : X_INV + port map ( + I => REG_1_23, + O => NlwInverterSignal_REG_0_27_EXP_tsimrenamed_net_IN6 + ); + NlwInverterBlock_REG_0_28_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_28_RSTF, + O => NlwInverterSignal_REG_0_28_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_28_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_28_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_28_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_28_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_28_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_28_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_28_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_28, + O => NlwInverterSignal_REG_0_28_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_28_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_28_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_28_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_28_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_28_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_28_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_28_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_27, + O => NlwInverterSignal_REG_0_28_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_28_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_28_CLKF_IN0 + ); + NlwInverterBlock_REG_0_28_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_28_CLKF_IN1 + ); + NlwInverterBlock_REG_0_28_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_28_SETF_IN1 + ); + NlwInverterBlock_REG_0_28_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_28_RSTF_IN1 + ); + NlwInverterBlock_REG_0_28_RSTF_IN2 : X_INV + port map ( + I => DIN_28_IBUF, + O => NlwInverterSignal_REG_0_28_RSTF_IN2 + ); + NlwInverterBlock_REG_0_29_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_29_RSTF, + O => NlwInverterSignal_REG_0_29_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_29_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_29_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_29_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_29_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_29_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_29_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_29_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_29, + O => NlwInverterSignal_REG_0_29_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_29_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_29_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_29_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_29_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_29_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_29_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_29_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_28, + O => NlwInverterSignal_REG_0_29_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_29_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_29_CLKF_IN0 + ); + NlwInverterBlock_REG_0_29_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_29_CLKF_IN1 + ); + NlwInverterBlock_REG_0_29_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_29_SETF_IN1 + ); + NlwInverterBlock_REG_0_29_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_29_RSTF_IN1 + ); + NlwInverterBlock_REG_0_29_RSTF_IN2 : X_INV + port map ( + I => DIN_29_IBUF, + O => NlwInverterSignal_REG_0_29_RSTF_IN2 + ); + NlwInverterBlock_REG_0_3_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_3_RSTF, + O => NlwInverterSignal_REG_0_3_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_3_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_3_CLKF_IN0 + ); + NlwInverterBlock_REG_0_3_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_3_CLKF_IN1 + ); + NlwInverterBlock_REG_0_3_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_3_SETF_IN1 + ); + NlwInverterBlock_REG_0_3_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_3_RSTF_IN1 + ); + NlwInverterBlock_REG_0_3_RSTF_IN2 : X_INV + port map ( + I => DIN_3_IBUF, + O => NlwInverterSignal_REG_0_3_RSTF_IN2 + ); + NlwInverterBlock_REG_0_3_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_3_EXP_PT_0_IN0 + ); + NlwInverterBlock_REG_0_3_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_3_EXP_PT_0_IN2 + ); + NlwInverterBlock_REG_0_3_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_3_EXP_PT_0_IN4 + ); + NlwInverterBlock_REG_0_3_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_2, + O => NlwInverterSignal_REG_0_3_EXP_PT_0_IN6 + ); + NlwInverterBlock_REG_0_3_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_3_EXP_PT_1_IN0 + ); + NlwInverterBlock_REG_0_3_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_3_EXP_PT_1_IN2 + ); + NlwInverterBlock_REG_0_3_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_3_EXP_PT_1_IN4 + ); + NlwInverterBlock_REG_0_3_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_2_IBUF, + O => NlwInverterSignal_REG_0_3_EXP_PT_1_IN5 + ); + NlwInverterBlock_REG_0_30_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_30_RSTF, + O => NlwInverterSignal_REG_0_30_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_30_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_30_CLKF_IN0 + ); + NlwInverterBlock_REG_0_30_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_30_CLKF_IN1 + ); + NlwInverterBlock_REG_0_30_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_30_SETF_IN1 + ); + NlwInverterBlock_REG_0_30_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_30_RSTF_IN1 + ); + NlwInverterBlock_REG_0_30_RSTF_IN2 : X_INV + port map ( + I => DIN_30_IBUF, + O => NlwInverterSignal_REG_0_30_RSTF_IN2 + ); + NlwInverterBlock_REG_0_30_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_30_EXP_PT_0_IN0 + ); + NlwInverterBlock_REG_0_30_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_30_EXP_PT_0_IN2 + ); + NlwInverterBlock_REG_0_30_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_30_EXP_PT_0_IN4 + ); + NlwInverterBlock_REG_0_30_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_29, + O => NlwInverterSignal_REG_0_30_EXP_PT_0_IN6 + ); + NlwInverterBlock_REG_0_30_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_30_EXP_PT_1_IN0 + ); + NlwInverterBlock_REG_0_30_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_30_EXP_PT_1_IN2 + ); + NlwInverterBlock_REG_0_30_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_30_EXP_PT_1_IN4 + ); + NlwInverterBlock_REG_0_30_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_29_IBUF, + O => NlwInverterSignal_REG_0_30_EXP_PT_1_IN5 + ); + NlwInverterBlock_REG_0_31_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_31_RSTF, + O => NlwInverterSignal_REG_0_31_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_31_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_31_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_31_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_31_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_31_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_31_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_31_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_31, + O => NlwInverterSignal_REG_0_31_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_31_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_31_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_31_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_31_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_31_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_31_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_31_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_30, + O => NlwInverterSignal_REG_0_31_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_31_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_31_CLKF_IN0 + ); + NlwInverterBlock_REG_0_31_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_31_CLKF_IN1 + ); + NlwInverterBlock_REG_0_31_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_31_SETF_IN1 + ); + NlwInverterBlock_REG_0_31_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_31_RSTF_IN1 + ); + NlwInverterBlock_REG_0_31_RSTF_IN2 : X_INV + port map ( + I => DIN_31_IBUF, + O => NlwInverterSignal_REG_0_31_RSTF_IN2 + ); + NlwInverterBlock_REG_0_4_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_4_RSTF, + O => NlwInverterSignal_REG_0_4_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_4_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_4_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_4_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_4_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_4_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_4_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_4_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_3, + O => NlwInverterSignal_REG_0_4_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_4_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_4_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_4_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_4_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_4_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_4_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_4_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_4, + O => NlwInverterSignal_REG_0_4_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_4_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_4_CLKF_IN0 + ); + NlwInverterBlock_REG_0_4_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_4_CLKF_IN1 + ); + NlwInverterBlock_REG_0_4_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_4_SETF_IN1 + ); + NlwInverterBlock_REG_0_4_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_4_RSTF_IN1 + ); + NlwInverterBlock_REG_0_4_RSTF_IN2 : X_INV + port map ( + I => DIN_4_IBUF, + O => NlwInverterSignal_REG_0_4_RSTF_IN2 + ); + NlwInverterBlock_REG_0_5_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_5_RSTF, + O => NlwInverterSignal_REG_0_5_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_5_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_5_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_5_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_5_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_5_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_5_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_5_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_5, + O => NlwInverterSignal_REG_0_5_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_5_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_5_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_5_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_5_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_5_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_5_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_5_D2_PT_2_IN4 : X_INV + port map ( + I => REG_0_4, + O => NlwInverterSignal_REG_0_5_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_0_5_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_5_CLKF_IN0 + ); + NlwInverterBlock_REG_0_5_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_5_CLKF_IN1 + ); + NlwInverterBlock_REG_0_5_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_5_SETF_IN1 + ); + NlwInverterBlock_REG_0_5_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_5_RSTF_IN1 + ); + NlwInverterBlock_REG_0_5_RSTF_IN2 : X_INV + port map ( + I => DIN_5_IBUF, + O => NlwInverterSignal_REG_0_5_RSTF_IN2 + ); + NlwInverterBlock_REG_0_6_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_6_RSTF, + O => NlwInverterSignal_REG_0_6_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_6_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_6_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_6_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_6_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_6_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_6_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_6_D2_PT_2_IN5 : X_INV + port map ( + I => REG_0_6, + O => NlwInverterSignal_REG_0_6_D2_PT_2_IN5 + ); + NlwInverterBlock_REG_0_6_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_6_D2_PT_3_IN0 + ); + NlwInverterBlock_REG_0_6_D2_PT_3_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_6_D2_PT_3_IN1 + ); + NlwInverterBlock_REG_0_6_D2_PT_3_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_6_D2_PT_3_IN3 + ); + NlwInverterBlock_REG_0_6_D2_PT_3_IN4 : X_INV + port map ( + I => REG_0_5, + O => NlwInverterSignal_REG_0_6_D2_PT_3_IN4 + ); + NlwInverterBlock_REG_0_6_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_6_CLKF_IN0 + ); + NlwInverterBlock_REG_0_6_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_6_CLKF_IN1 + ); + NlwInverterBlock_REG_0_6_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_6_SETF_IN1 + ); + NlwInverterBlock_REG_0_6_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_6_RSTF_IN1 + ); + NlwInverterBlock_REG_0_6_RSTF_IN2 : X_INV + port map ( + I => DIN_6_IBUF, + O => NlwInverterSignal_REG_0_6_RSTF_IN2 + ); + NlwInverterBlock_REG_0_7_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_7_RSTF, + O => NlwInverterSignal_REG_0_7_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_7_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_7_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_7_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_7_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_7_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_7_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_7_D2_PT_1_IN4 : X_INV + port map ( + I => REG_0_6, + O => NlwInverterSignal_REG_0_7_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_0_7_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_7_CLKF_IN0 + ); + NlwInverterBlock_REG_0_7_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_7_CLKF_IN1 + ); + NlwInverterBlock_REG_0_7_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_7_SETF_IN1 + ); + NlwInverterBlock_REG_0_7_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_7_RSTF_IN1 + ); + NlwInverterBlock_REG_0_7_RSTF_IN2 : X_INV + port map ( + I => DIN_7_IBUF, + O => NlwInverterSignal_REG_0_7_RSTF_IN2 + ); + NlwInverterBlock_REG_0_7_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_0_7_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_REG_0_7_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_REG_0_7_EXP_tsimrenamed_net_IN5 : X_INV + port map ( + I => REG_0_8, + O => NlwInverterSignal_REG_0_7_EXP_tsimrenamed_net_IN5 + ); + NlwInverterBlock_REG_0_8_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_8_RSTF, + O => NlwInverterSignal_REG_0_8_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_8_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_8_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_0_8_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_8_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_0_8_D2_PT_2_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_8_D2_PT_2_IN3 + ); + NlwInverterBlock_REG_0_8_D2_PT_2_IN5 : X_INV + port map ( + I => REG_0_8, + O => NlwInverterSignal_REG_0_8_D2_PT_2_IN5 + ); + NlwInverterBlock_REG_0_8_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_8_D2_PT_3_IN0 + ); + NlwInverterBlock_REG_0_8_D2_PT_3_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_8_D2_PT_3_IN1 + ); + NlwInverterBlock_REG_0_8_D2_PT_3_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_8_D2_PT_3_IN3 + ); + NlwInverterBlock_REG_0_8_D2_PT_3_IN4 : X_INV + port map ( + I => REG_0_7, + O => NlwInverterSignal_REG_0_8_D2_PT_3_IN4 + ); + NlwInverterBlock_REG_0_8_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_8_CLKF_IN0 + ); + NlwInverterBlock_REG_0_8_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_8_CLKF_IN1 + ); + NlwInverterBlock_REG_0_8_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_8_SETF_IN1 + ); + NlwInverterBlock_REG_0_8_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_8_RSTF_IN1 + ); + NlwInverterBlock_REG_0_8_RSTF_IN2 : X_INV + port map ( + I => DIN_8_IBUF, + O => NlwInverterSignal_REG_0_8_RSTF_IN2 + ); + NlwInverterBlock_REG_0_9_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_0_9_RSTF, + O => NlwInverterSignal_REG_0_9_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_0_9_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_9_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_0_9_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_0_9_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_0_9_D2_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_9_D2_PT_1_IN3 + ); + NlwInverterBlock_REG_0_9_D2_PT_1_IN5 : X_INV + port map ( + I => REG_0_8, + O => NlwInverterSignal_REG_0_9_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_0_9_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_9_CLKF_IN0 + ); + NlwInverterBlock_REG_0_9_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_0_9_CLKF_IN1 + ); + NlwInverterBlock_REG_0_9_SETF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_9_SETF_IN1 + ); + NlwInverterBlock_REG_0_9_RSTF_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_9_RSTF_IN1 + ); + NlwInverterBlock_REG_0_9_RSTF_IN2 : X_INV + port map ( + I => DIN_9_IBUF, + O => NlwInverterSignal_REG_0_9_RSTF_IN2 + ); + NlwInverterBlock_REG_0_9_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_0_9_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_REG_0_9_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_REG_0_9_EXP_tsimrenamed_net_IN6 : X_INV + port map ( + I => DIN_8_IBUF, + O => NlwInverterSignal_REG_0_9_EXP_tsimrenamed_net_IN6 + ); + NlwInverterBlock_REG_1_0_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_0_RSTF, + O => NlwInverterSignal_REG_1_0_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_0_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_0_CLKF_IN0 + ); + NlwInverterBlock_REG_1_0_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_0_CLKF_IN1 + ); + NlwInverterBlock_REG_1_0_RSTF_IN2 : X_INV + port map ( + I => DIN_0_IBUF, + O => NlwInverterSignal_REG_1_0_RSTF_IN2 + ); + NlwInverterBlock_REG_1_0_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_0_EXP_PT_0_IN0 + ); + NlwInverterBlock_REG_1_0_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_4, + O => NlwInverterSignal_REG_1_0_EXP_PT_0_IN6 + ); + NlwInverterBlock_REG_1_0_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_0_EXP_PT_1_IN0 + ); + NlwInverterBlock_REG_1_0_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_4_IBUF, + O => NlwInverterSignal_REG_1_0_EXP_PT_1_IN5 + ); + NlwInverterBlock_REG_1_1_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_1_RSTF, + O => NlwInverterSignal_REG_1_1_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_1_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_1_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_1_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_1_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_1_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_1, + O => NlwInverterSignal_REG_1_1_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_1_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_1_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_1_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_1_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_1_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_0, + O => NlwInverterSignal_REG_1_1_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_1_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_1_CLKF_IN0 + ); + NlwInverterBlock_REG_1_1_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_1_CLKF_IN1 + ); + NlwInverterBlock_REG_1_1_RSTF_IN2 : X_INV + port map ( + I => DIN_1_IBUF, + O => NlwInverterSignal_REG_1_1_RSTF_IN2 + ); + NlwInverterBlock_REG_1_10_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_10_RSTF, + O => NlwInverterSignal_REG_1_10_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_10_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_10_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_10_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_10_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_10_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_9, + O => NlwInverterSignal_REG_1_10_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_10_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_10_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_10_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_10_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_10_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_10, + O => NlwInverterSignal_REG_1_10_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_10_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_10_CLKF_IN0 + ); + NlwInverterBlock_REG_1_10_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_10_CLKF_IN1 + ); + NlwInverterBlock_REG_1_10_RSTF_IN2 : X_INV + port map ( + I => DIN_10_IBUF, + O => NlwInverterSignal_REG_1_10_RSTF_IN2 + ); + NlwInverterBlock_REG_1_11_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_11_RSTF, + O => NlwInverterSignal_REG_1_11_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_11_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_11_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_11_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_11_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_11_D2_PT_1_IN4 : X_INV + port map ( + I => REG_1_10, + O => NlwInverterSignal_REG_1_11_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_1_11_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_11_CLKF_IN0 + ); + NlwInverterBlock_REG_1_11_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_11_CLKF_IN1 + ); + NlwInverterBlock_REG_1_11_RSTF_IN2 : X_INV + port map ( + I => DIN_11_IBUF, + O => NlwInverterSignal_REG_1_11_RSTF_IN2 + ); + NlwInverterBlock_REG_1_11_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_11_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_1_11_EXP_tsimrenamed_net_IN6 : X_INV + port map ( + I => REG_1_12, + O => NlwInverterSignal_REG_1_11_EXP_tsimrenamed_net_IN6 + ); + NlwInverterBlock_REG_1_12_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_12_RSTF, + O => NlwInverterSignal_REG_1_12_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_12_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_12_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_12_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_12_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_12_D2_PT_2_IN5 : X_INV + port map ( + I => REG_1_12, + O => NlwInverterSignal_REG_1_12_D2_PT_2_IN5 + ); + NlwInverterBlock_REG_1_12_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_12_D2_PT_3_IN0 + ); + NlwInverterBlock_REG_1_12_D2_PT_3_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_12_D2_PT_3_IN1 + ); + NlwInverterBlock_REG_1_12_D2_PT_3_IN4 : X_INV + port map ( + I => REG_1_11, + O => NlwInverterSignal_REG_1_12_D2_PT_3_IN4 + ); + NlwInverterBlock_REG_1_12_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_12_CLKF_IN0 + ); + NlwInverterBlock_REG_1_12_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_12_CLKF_IN1 + ); + NlwInverterBlock_REG_1_12_RSTF_IN2 : X_INV + port map ( + I => DIN_12_IBUF, + O => NlwInverterSignal_REG_1_12_RSTF_IN2 + ); + NlwInverterBlock_REG_1_13_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_13_RSTF, + O => NlwInverterSignal_REG_1_13_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_13_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_13_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_13_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_13_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_13_D2_PT_1_IN4 : X_INV + port map ( + I => REG_1_12, + O => NlwInverterSignal_REG_1_13_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_1_13_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_13_CLKF_IN0 + ); + NlwInverterBlock_REG_1_13_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_13_CLKF_IN1 + ); + NlwInverterBlock_REG_1_13_RSTF_IN2 : X_INV + port map ( + I => DIN_13_IBUF, + O => NlwInverterSignal_REG_1_13_RSTF_IN2 + ); + NlwInverterBlock_REG_1_13_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_13_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_1_13_EXP_tsimrenamed_net_IN5 : X_INV + port map ( + I => DIN_12_IBUF, + O => NlwInverterSignal_REG_1_13_EXP_tsimrenamed_net_IN5 + ); + NlwInverterBlock_REG_1_14_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_14_RSTF, + O => NlwInverterSignal_REG_1_14_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_14_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_14_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_14_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_14_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_14_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_14, + O => NlwInverterSignal_REG_1_14_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_14_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_14_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_14_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_14_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_14_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_13, + O => NlwInverterSignal_REG_1_14_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_14_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_14_CLKF_IN0 + ); + NlwInverterBlock_REG_1_14_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_14_CLKF_IN1 + ); + NlwInverterBlock_REG_1_14_RSTF_IN2 : X_INV + port map ( + I => DIN_14_IBUF, + O => NlwInverterSignal_REG_1_14_RSTF_IN2 + ); + NlwInverterBlock_REG_1_15_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_15_RSTF, + O => NlwInverterSignal_REG_1_15_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_15_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_15_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_15_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_15_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_15_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_15, + O => NlwInverterSignal_REG_1_15_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_15_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_15_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_15_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_15_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_15_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_14, + O => NlwInverterSignal_REG_1_15_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_15_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_15_CLKF_IN0 + ); + NlwInverterBlock_REG_1_15_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_15_CLKF_IN1 + ); + NlwInverterBlock_REG_1_15_RSTF_IN2 : X_INV + port map ( + I => DIN_15_IBUF, + O => NlwInverterSignal_REG_1_15_RSTF_IN2 + ); + NlwInverterBlock_REG_1_16_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_16_RSTF, + O => NlwInverterSignal_REG_1_16_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_16_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_16_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_16_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_16_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_16_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_16, + O => NlwInverterSignal_REG_1_16_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_16_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_16_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_16_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_16_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_16_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_15, + O => NlwInverterSignal_REG_1_16_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_16_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_16_CLKF_IN0 + ); + NlwInverterBlock_REG_1_16_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_16_CLKF_IN1 + ); + NlwInverterBlock_REG_1_16_RSTF_IN2 : X_INV + port map ( + I => DIN_16_IBUF, + O => NlwInverterSignal_REG_1_16_RSTF_IN2 + ); + NlwInverterBlock_REG_1_17_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_17_RSTF, + O => NlwInverterSignal_REG_1_17_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_17_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_17_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_17_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_17_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_17_D2_PT_1_IN4 : X_INV + port map ( + I => REG_1_16, + O => NlwInverterSignal_REG_1_17_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_1_17_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_17_CLKF_IN0 + ); + NlwInverterBlock_REG_1_17_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_17_CLKF_IN1 + ); + NlwInverterBlock_REG_1_17_RSTF_IN2 : X_INV + port map ( + I => DIN_17_IBUF, + O => NlwInverterSignal_REG_1_17_RSTF_IN2 + ); + NlwInverterBlock_REG_1_17_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_17_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_1_17_EXP_tsimrenamed_net_IN6 : X_INV + port map ( + I => REG_1_18, + O => NlwInverterSignal_REG_1_17_EXP_tsimrenamed_net_IN6 + ); + NlwInverterBlock_REG_1_18_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_18_RSTF, + O => NlwInverterSignal_REG_1_18_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_18_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_18_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_18_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_18_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_18_D2_PT_2_IN5 : X_INV + port map ( + I => REG_1_18, + O => NlwInverterSignal_REG_1_18_D2_PT_2_IN5 + ); + NlwInverterBlock_REG_1_18_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_18_D2_PT_3_IN0 + ); + NlwInverterBlock_REG_1_18_D2_PT_3_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_18_D2_PT_3_IN1 + ); + NlwInverterBlock_REG_1_18_D2_PT_3_IN4 : X_INV + port map ( + I => REG_1_17, + O => NlwInverterSignal_REG_1_18_D2_PT_3_IN4 + ); + NlwInverterBlock_REG_1_18_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_18_CLKF_IN0 + ); + NlwInverterBlock_REG_1_18_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_18_CLKF_IN1 + ); + NlwInverterBlock_REG_1_18_RSTF_IN2 : X_INV + port map ( + I => DIN_18_IBUF, + O => NlwInverterSignal_REG_1_18_RSTF_IN2 + ); + NlwInverterBlock_REG_1_19_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_19_RSTF, + O => NlwInverterSignal_REG_1_19_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_19_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_19_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_19_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_19_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_19_D2_PT_1_IN4 : X_INV + port map ( + I => REG_1_18, + O => NlwInverterSignal_REG_1_19_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_1_19_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_19_CLKF_IN0 + ); + NlwInverterBlock_REG_1_19_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_19_CLKF_IN1 + ); + NlwInverterBlock_REG_1_19_RSTF_IN2 : X_INV + port map ( + I => DIN_19_IBUF, + O => NlwInverterSignal_REG_1_19_RSTF_IN2 + ); + NlwInverterBlock_REG_1_19_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_19_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_1_19_EXP_tsimrenamed_net_IN5 : X_INV + port map ( + I => DIN_18_IBUF, + O => NlwInverterSignal_REG_1_19_EXP_tsimrenamed_net_IN5 + ); + NlwInverterBlock_REG_1_2_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_2_RSTF, + O => NlwInverterSignal_REG_1_2_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_2_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_2_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_2_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_2_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_2_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_2, + O => NlwInverterSignal_REG_1_2_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_2_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_2_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_2_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_2_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_2_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_1, + O => NlwInverterSignal_REG_1_2_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_2_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_2_CLKF_IN0 + ); + NlwInverterBlock_REG_1_2_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_2_CLKF_IN1 + ); + NlwInverterBlock_REG_1_2_RSTF_IN2 : X_INV + port map ( + I => DIN_2_IBUF, + O => NlwInverterSignal_REG_1_2_RSTF_IN2 + ); + NlwInverterBlock_REG_1_20_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_20_RSTF, + O => NlwInverterSignal_REG_1_20_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_20_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_20_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_20_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_20_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_20_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_20, + O => NlwInverterSignal_REG_1_20_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_20_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_20_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_20_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_20_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_20_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_19, + O => NlwInverterSignal_REG_1_20_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_20_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_20_CLKF_IN0 + ); + NlwInverterBlock_REG_1_20_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_20_CLKF_IN1 + ); + NlwInverterBlock_REG_1_20_RSTF_IN2 : X_INV + port map ( + I => DIN_20_IBUF, + O => NlwInverterSignal_REG_1_20_RSTF_IN2 + ); + NlwInverterBlock_REG_1_21_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_21_RSTF, + O => NlwInverterSignal_REG_1_21_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_21_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_21_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_21_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_21_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_21_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_21, + O => NlwInverterSignal_REG_1_21_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_21_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_21_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_21_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_21_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_21_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_20, + O => NlwInverterSignal_REG_1_21_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_21_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_21_CLKF_IN0 + ); + NlwInverterBlock_REG_1_21_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_21_CLKF_IN1 + ); + NlwInverterBlock_REG_1_21_RSTF_IN2 : X_INV + port map ( + I => DIN_21_IBUF, + O => NlwInverterSignal_REG_1_21_RSTF_IN2 + ); + NlwInverterBlock_REG_1_22_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_22_RSTF, + O => NlwInverterSignal_REG_1_22_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_22_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_22_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_22_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_22_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_22_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_22, + O => NlwInverterSignal_REG_1_22_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_22_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_22_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_22_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_22_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_22_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_21, + O => NlwInverterSignal_REG_1_22_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_22_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_22_CLKF_IN0 + ); + NlwInverterBlock_REG_1_22_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_22_CLKF_IN1 + ); + NlwInverterBlock_REG_1_22_RSTF_IN2 : X_INV + port map ( + I => DIN_22_IBUF, + O => NlwInverterSignal_REG_1_22_RSTF_IN2 + ); + NlwInverterBlock_REG_1_23_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_23_RSTF, + O => NlwInverterSignal_REG_1_23_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_23_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_23_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_23_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_23_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_23_D2_PT_2_IN5 : X_INV + port map ( + I => REG_1_22, + O => NlwInverterSignal_REG_1_23_D2_PT_2_IN5 + ); + NlwInverterBlock_REG_1_23_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_23_D2_PT_3_IN0 + ); + NlwInverterBlock_REG_1_23_D2_PT_3_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_23_D2_PT_3_IN1 + ); + NlwInverterBlock_REG_1_23_D2_PT_3_IN4 : X_INV + port map ( + I => REG_1_23, + O => NlwInverterSignal_REG_1_23_D2_PT_3_IN4 + ); + NlwInverterBlock_REG_1_23_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_23_CLKF_IN0 + ); + NlwInverterBlock_REG_1_23_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_23_CLKF_IN1 + ); + NlwInverterBlock_REG_1_23_RSTF_IN2 : X_INV + port map ( + I => DIN_23_IBUF, + O => NlwInverterSignal_REG_1_23_RSTF_IN2 + ); + NlwInverterBlock_REG_1_24_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_24_RSTF, + O => NlwInverterSignal_REG_1_24_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_24_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_24_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_24_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_24_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_24_D2_PT_1_IN4 : X_INV + port map ( + I => REG_1_23, + O => NlwInverterSignal_REG_1_24_D2_PT_1_IN4 + ); + NlwInverterBlock_REG_1_24_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_24_CLKF_IN0 + ); + NlwInverterBlock_REG_1_24_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_24_CLKF_IN1 + ); + NlwInverterBlock_REG_1_24_RSTF_IN2 : X_INV + port map ( + I => DIN_24_IBUF, + O => NlwInverterSignal_REG_1_24_RSTF_IN2 + ); + NlwInverterBlock_REG_1_24_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_24_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_REG_1_24_EXP_tsimrenamed_net_IN5 : X_INV + port map ( + I => DIN_23_IBUF, + O => NlwInverterSignal_REG_1_24_EXP_tsimrenamed_net_IN5 + ); + NlwInverterBlock_REG_1_25_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_25_RSTF, + O => NlwInverterSignal_REG_1_25_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_25_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_25_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_25_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_25_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_25_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_25, + O => NlwInverterSignal_REG_1_25_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_25_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_25_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_25_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_25_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_25_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_24, + O => NlwInverterSignal_REG_1_25_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_25_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_25_CLKF_IN0 + ); + NlwInverterBlock_REG_1_25_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_25_CLKF_IN1 + ); + NlwInverterBlock_REG_1_25_RSTF_IN2 : X_INV + port map ( + I => DIN_25_IBUF, + O => NlwInverterSignal_REG_1_25_RSTF_IN2 + ); + NlwInverterBlock_REG_1_26_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_26_RSTF, + O => NlwInverterSignal_REG_1_26_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_26_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_26_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_26_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_26_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_26_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_26, + O => NlwInverterSignal_REG_1_26_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_26_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_26_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_26_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_26_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_26_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_25, + O => NlwInverterSignal_REG_1_26_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_26_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_26_CLKF_IN0 + ); + NlwInverterBlock_REG_1_26_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_26_CLKF_IN1 + ); + NlwInverterBlock_REG_1_26_RSTF_IN2 : X_INV + port map ( + I => DIN_26_IBUF, + O => NlwInverterSignal_REG_1_26_RSTF_IN2 + ); + NlwInverterBlock_REG_1_27_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_27_RSTF, + O => NlwInverterSignal_REG_1_27_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_27_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_27_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_27_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_27_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_27_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_27, + O => NlwInverterSignal_REG_1_27_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_27_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_27_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_27_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_27_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_27_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_26, + O => NlwInverterSignal_REG_1_27_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_27_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_27_CLKF_IN0 + ); + NlwInverterBlock_REG_1_27_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_27_CLKF_IN1 + ); + NlwInverterBlock_REG_1_27_RSTF_IN2 : X_INV + port map ( + I => DIN_27_IBUF, + O => NlwInverterSignal_REG_1_27_RSTF_IN2 + ); + NlwInverterBlock_REG_1_28_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_28_RSTF, + O => NlwInverterSignal_REG_1_28_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_28_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_28_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_28_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_28_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_28_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_28, + O => NlwInverterSignal_REG_1_28_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_28_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_28_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_28_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_28_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_28_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_27, + O => NlwInverterSignal_REG_1_28_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_28_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_28_CLKF_IN0 + ); + NlwInverterBlock_REG_1_28_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_28_CLKF_IN1 + ); + NlwInverterBlock_REG_1_28_RSTF_IN2 : X_INV + port map ( + I => DIN_28_IBUF, + O => NlwInverterSignal_REG_1_28_RSTF_IN2 + ); + NlwInverterBlock_REG_1_29_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_29_RSTF, + O => NlwInverterSignal_REG_1_29_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_29_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_29_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_29_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_29_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_29_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_29, + O => NlwInverterSignal_REG_1_29_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_29_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_29_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_29_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_29_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_29_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_28, + O => NlwInverterSignal_REG_1_29_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_29_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_29_CLKF_IN0 + ); + NlwInverterBlock_REG_1_29_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_29_CLKF_IN1 + ); + NlwInverterBlock_REG_1_29_RSTF_IN2 : X_INV + port map ( + I => DIN_29_IBUF, + O => NlwInverterSignal_REG_1_29_RSTF_IN2 + ); + NlwInverterBlock_REG_1_3_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_3_RSTF, + O => NlwInverterSignal_REG_1_3_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_3_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_3_CLKF_IN0 + ); + NlwInverterBlock_REG_1_3_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_3_CLKF_IN1 + ); + NlwInverterBlock_REG_1_3_RSTF_IN2 : X_INV + port map ( + I => DIN_3_IBUF, + O => NlwInverterSignal_REG_1_3_RSTF_IN2 + ); + NlwInverterBlock_REG_1_3_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_3_EXP_PT_0_IN0 + ); + NlwInverterBlock_REG_1_3_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_2, + O => NlwInverterSignal_REG_1_3_EXP_PT_0_IN6 + ); + NlwInverterBlock_REG_1_3_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_3_EXP_PT_1_IN0 + ); + NlwInverterBlock_REG_1_3_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_2_IBUF, + O => NlwInverterSignal_REG_1_3_EXP_PT_1_IN5 + ); + NlwInverterBlock_REG_1_30_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_30_RSTF, + O => NlwInverterSignal_REG_1_30_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_30_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_30_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_30_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_30_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_30_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_30, + O => NlwInverterSignal_REG_1_30_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_30_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_30_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_30_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_30_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_30_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_29, + O => NlwInverterSignal_REG_1_30_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_30_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_30_CLKF_IN0 + ); + NlwInverterBlock_REG_1_30_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_30_CLKF_IN1 + ); + NlwInverterBlock_REG_1_30_RSTF_IN2 : X_INV + port map ( + I => DIN_30_IBUF, + O => NlwInverterSignal_REG_1_30_RSTF_IN2 + ); + NlwInverterBlock_REG_1_31_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_31_RSTF, + O => NlwInverterSignal_REG_1_31_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_31_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_31_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_31_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_31_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_31_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_31, + O => NlwInverterSignal_REG_1_31_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_31_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_31_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_31_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_31_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_31_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_30, + O => NlwInverterSignal_REG_1_31_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_31_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_31_CLKF_IN0 + ); + NlwInverterBlock_REG_1_31_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_31_CLKF_IN1 + ); + NlwInverterBlock_REG_1_31_RSTF_IN2 : X_INV + port map ( + I => DIN_31_IBUF, + O => NlwInverterSignal_REG_1_31_RSTF_IN2 + ); + NlwInverterBlock_REG_1_4_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_4_RSTF, + O => NlwInverterSignal_REG_1_4_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_4_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_4_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_4_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_4_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_4_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_3, + O => NlwInverterSignal_REG_1_4_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_4_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_4_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_4_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_4_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_4_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_4, + O => NlwInverterSignal_REG_1_4_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_4_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_4_CLKF_IN0 + ); + NlwInverterBlock_REG_1_4_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_4_CLKF_IN1 + ); + NlwInverterBlock_REG_1_4_RSTF_IN2 : X_INV + port map ( + I => DIN_4_IBUF, + O => NlwInverterSignal_REG_1_4_RSTF_IN2 + ); + NlwInverterBlock_REG_1_5_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_5_RSTF, + O => NlwInverterSignal_REG_1_5_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_5_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_5_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_5_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_5_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_5_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_5, + O => NlwInverterSignal_REG_1_5_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_5_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_5_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_5_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_5_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_5_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_4, + O => NlwInverterSignal_REG_1_5_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_5_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_5_CLKF_IN0 + ); + NlwInverterBlock_REG_1_5_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_5_CLKF_IN1 + ); + NlwInverterBlock_REG_1_5_RSTF_IN2 : X_INV + port map ( + I => DIN_5_IBUF, + O => NlwInverterSignal_REG_1_5_RSTF_IN2 + ); + NlwInverterBlock_REG_1_6_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_6_RSTF, + O => NlwInverterSignal_REG_1_6_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_6_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_6_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_6_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_6_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_6_D2_PT_2_IN5 : X_INV + port map ( + I => REG_1_6, + O => NlwInverterSignal_REG_1_6_D2_PT_2_IN5 + ); + NlwInverterBlock_REG_1_6_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_6_D2_PT_3_IN0 + ); + NlwInverterBlock_REG_1_6_D2_PT_3_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_6_D2_PT_3_IN1 + ); + NlwInverterBlock_REG_1_6_D2_PT_3_IN4 : X_INV + port map ( + I => REG_1_5, + O => NlwInverterSignal_REG_1_6_D2_PT_3_IN4 + ); + NlwInverterBlock_REG_1_6_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_6_CLKF_IN0 + ); + NlwInverterBlock_REG_1_6_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_6_CLKF_IN1 + ); + NlwInverterBlock_REG_1_6_RSTF_IN2 : X_INV + port map ( + I => DIN_6_IBUF, + O => NlwInverterSignal_REG_1_6_RSTF_IN2 + ); + NlwInverterBlock_REG_1_7_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_7_RSTF, + O => NlwInverterSignal_REG_1_7_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_7_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_7_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_7_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_7_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_7_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_7, + O => NlwInverterSignal_REG_1_7_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_7_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_7_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_7_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_7_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_7_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_6, + O => NlwInverterSignal_REG_1_7_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_7_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_7_CLKF_IN0 + ); + NlwInverterBlock_REG_1_7_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_7_CLKF_IN1 + ); + NlwInverterBlock_REG_1_7_RSTF_IN2 : X_INV + port map ( + I => DIN_7_IBUF, + O => NlwInverterSignal_REG_1_7_RSTF_IN2 + ); + NlwInverterBlock_REG_1_8_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_8_RSTF, + O => NlwInverterSignal_REG_1_8_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_8_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_8_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_8_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_8_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_8_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_8, + O => NlwInverterSignal_REG_1_8_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_8_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_8_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_8_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_8_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_8_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_7, + O => NlwInverterSignal_REG_1_8_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_8_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_8_CLKF_IN0 + ); + NlwInverterBlock_REG_1_8_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_8_CLKF_IN1 + ); + NlwInverterBlock_REG_1_8_RSTF_IN2 : X_INV + port map ( + I => DIN_8_IBUF, + O => NlwInverterSignal_REG_1_8_RSTF_IN2 + ); + NlwInverterBlock_REG_1_9_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => REG_1_9_RSTF, + O => NlwInverterSignal_REG_1_9_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_REG_1_9_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_9_D2_PT_1_IN0 + ); + NlwInverterBlock_REG_1_9_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_9_D2_PT_1_IN1 + ); + NlwInverterBlock_REG_1_9_D2_PT_1_IN5 : X_INV + port map ( + I => REG_1_8, + O => NlwInverterSignal_REG_1_9_D2_PT_1_IN5 + ); + NlwInverterBlock_REG_1_9_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_REG_1_9_D2_PT_2_IN0 + ); + NlwInverterBlock_REG_1_9_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_REG_1_9_D2_PT_2_IN1 + ); + NlwInverterBlock_REG_1_9_D2_PT_2_IN4 : X_INV + port map ( + I => REG_1_9, + O => NlwInverterSignal_REG_1_9_D2_PT_2_IN4 + ); + NlwInverterBlock_REG_1_9_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_9_CLKF_IN0 + ); + NlwInverterBlock_REG_1_9_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_REG_1_9_CLKF_IN1 + ); + NlwInverterBlock_REG_1_9_RSTF_IN2 : X_INV + port map ( + I => DIN_9_IBUF, + O => NlwInverterSignal_REG_1_9_RSTF_IN2 + ); + NlwInverterBlock_DOUT_OBUFE_D2_PT_1_IN0 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_DOUT_OBUFE_D2_PT_1_IN0 + ); + NlwInverterBlock_DOUT_OBUFE_TRST_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_DOUT_OBUFE_TRST_IN0 + ); + NlwInverterBlock_DOUT_OBUFE_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_DOUT_OBUFE_EXP_PT_0_IN0 + ); + NlwInverterBlock_DOUT_OBUFE_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_30, + O => NlwInverterSignal_DOUT_OBUFE_EXP_PT_0_IN6 + ); + NlwInverterBlock_DOUT_OBUFE_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_DOUT_OBUFE_EXP_PT_1_IN0 + ); + NlwInverterBlock_DOUT_OBUFE_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_30_IBUF, + O => NlwInverterSignal_DOUT_OBUFE_EXP_PT_1_IN5 + ); + NlwInverterBlock_state_0_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_state_0_EXP_PT_0_IN0 + ); + NlwInverterBlock_state_0_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_state_0_EXP_PT_0_IN2 + ); + NlwInverterBlock_state_0_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_state_0_EXP_PT_0_IN4 + ); + NlwInverterBlock_state_0_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_19, + O => NlwInverterSignal_state_0_EXP_PT_0_IN6 + ); + NlwInverterBlock_state_0_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_state_0_EXP_PT_1_IN0 + ); + NlwInverterBlock_state_0_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_state_0_EXP_PT_1_IN2 + ); + NlwInverterBlock_state_0_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_state_0_EXP_PT_1_IN4 + ); + NlwInverterBlock_state_0_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_19_IBUF, + O => NlwInverterSignal_state_0_EXP_PT_1_IN5 + ); + NlwInverterBlock_state_1_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_state_1_EXP_PT_0_IN0 + ); + NlwInverterBlock_state_1_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_state_1_EXP_PT_0_IN2 + ); + NlwInverterBlock_state_1_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_state_1_EXP_PT_0_IN4 + ); + NlwInverterBlock_state_1_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_25, + O => NlwInverterSignal_state_1_EXP_PT_0_IN6 + ); + NlwInverterBlock_state_1_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_state_1_EXP_PT_1_IN0 + ); + NlwInverterBlock_state_1_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_state_1_EXP_PT_1_IN2 + ); + NlwInverterBlock_state_1_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_state_1_EXP_PT_1_IN4 + ); + NlwInverterBlock_state_1_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_25_IBUF, + O => NlwInverterSignal_state_1_EXP_PT_1_IN5 + ); + NlwInverterBlock_CLK_SCALE_1_D2_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_1_D2_PT_0_IN0 + ); + NlwInverterBlock_CLK_SCALE_1_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_1_D2_PT_1_IN0 + ); + NlwInverterBlock_CLK_SCALE_1_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_CLK_SCALE_1_D2_PT_1_IN1 + ); + NlwInverterBlock_CLK_SCALE_1_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_1_D2_PT_2_IN0 + ); + NlwInverterBlock_CLK_SCALE_1_EXP_tsimrenamed_net_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_CLK_SCALE_1_EXP_tsimrenamed_net_IN1 + ); + NlwInverterBlock_CLK_SCALE_1_EXP_tsimrenamed_net_IN3 : X_INV + port map ( + I => CLK_SCALE(1), + O => NlwInverterSignal_CLK_SCALE_1_EXP_tsimrenamed_net_IN3 + ); + NlwInverterBlock_CLK_SCALE_2_D2_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_2_D2_PT_0_IN0 + ); + NlwInverterBlock_CLK_SCALE_2_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_2_D2_PT_1_IN0 + ); + NlwInverterBlock_CLK_SCALE_2_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_CLK_SCALE_2_D2_PT_1_IN1 + ); + NlwInverterBlock_CLK_SCALE_2_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_2_D2_PT_2_IN0 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN0 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN1 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_0_IN2 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN2 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_0_IN3 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN3 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_0_IN4 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN4 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_0_IN5 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN5 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_0_IN6 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_0_IN6 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_1_IN0 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN0 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_1_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN1 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_1_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN2 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_1_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN3 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_1_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN4 + ); + NlwInverterBlock_CLK_SCALE_2_EXP_PT_1_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_CLK_SCALE_2_EXP_PT_1_IN5 + ); + NlwInverterBlock_CLK_SCALE_3_D2_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_3_D2_PT_0_IN0 + ); + NlwInverterBlock_CLK_SCALE_3_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_3_D2_PT_1_IN0 + ); + NlwInverterBlock_CLK_SCALE_3_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_CLK_SCALE_3_D2_PT_1_IN1 + ); + NlwInverterBlock_CLK_SCALE_3_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_3_D2_PT_2_IN0 + ); + NlwInverterBlock_CLK_SCALE_4_D2_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_4_D2_PT_0_IN0 + ); + NlwInverterBlock_CLK_SCALE_4_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_4_D2_PT_1_IN0 + ); + NlwInverterBlock_CLK_SCALE_4_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_CLK_SCALE_4_D2_PT_1_IN1 + ); + NlwInverterBlock_CLK_SCALE_4_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_4_D2_PT_2_IN0 + ); + NlwInverterBlock_CLK_SCALE_5_D2_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_5_D2_PT_0_IN0 + ); + NlwInverterBlock_CLK_SCALE_5_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_5_D2_PT_1_IN0 + ); + NlwInverterBlock_CLK_SCALE_5_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_CLK_SCALE_5_D2_PT_1_IN1 + ); + NlwInverterBlock_CLK_SCALE_5_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CLK_SCALE_5_D2_PT_2_IN0 + ); + NlwInverterBlock_tempID_0_D2_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_tempID_0_D2_PT_0_IN0 + ); + NlwInverterBlock_tempID_0_D2_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_tempID_0_D2_PT_0_IN1 + ); + NlwInverterBlock_tempID_0_D2_PT_0_IN3 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_tempID_0_D2_PT_0_IN3 + ); + NlwInverterBlock_tempID_0_D2_PT_0_IN4 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_tempID_0_D2_PT_0_IN4 + ); + NlwInverterBlock_tempID_0_D2_PT_0_IN5 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_tempID_0_D2_PT_0_IN5 + ); + NlwInverterBlock_tempID_0_D2_PT_0_IN6 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_tempID_0_D2_PT_0_IN6 + ); + NlwInverterBlock_tempID_0_D2_PT_0_IN7 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_tempID_0_D2_PT_0_IN7 + ); + NlwInverterBlock_tempID_0_D2_PT_0_IN10 : X_INV + port map ( + I => tempID(0), + O => NlwInverterSignal_tempID_0_D2_PT_0_IN10 + ); + NlwInverterBlock_tempID_0_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_tempID_0_D2_PT_1_IN0 + ); + NlwInverterBlock_tempID_0_D2_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_tempID_0_D2_PT_1_IN1 + ); + NlwInverterBlock_tempID_0_D2_PT_1_IN3 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_tempID_0_D2_PT_1_IN3 + ); + NlwInverterBlock_tempID_0_D2_PT_1_IN4 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_tempID_0_D2_PT_1_IN4 + ); + NlwInverterBlock_tempID_0_D2_PT_1_IN5 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_tempID_0_D2_PT_1_IN5 + ); + NlwInverterBlock_tempID_0_D2_PT_1_IN6 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_tempID_0_D2_PT_1_IN6 + ); + NlwInverterBlock_tempID_0_D2_PT_1_IN7 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_tempID_0_D2_PT_1_IN7 + ); + NlwInverterBlock_tempID_0_D2_PT_1_IN9 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_tempID_0_D2_PT_1_IN9 + ); + NlwInverterBlock_tempID_0_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_tempID_0_D2_PT_2_IN0 + ); + NlwInverterBlock_tempID_0_D2_PT_2_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_tempID_0_D2_PT_2_IN1 + ); + NlwInverterBlock_tempID_0_D2_PT_2_IN3 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_tempID_0_D2_PT_2_IN3 + ); + NlwInverterBlock_tempID_0_D2_PT_2_IN4 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_tempID_0_D2_PT_2_IN4 + ); + NlwInverterBlock_tempID_0_D2_PT_2_IN5 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_tempID_0_D2_PT_2_IN5 + ); + NlwInverterBlock_tempID_0_D2_PT_2_IN6 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_tempID_0_D2_PT_2_IN6 + ); + NlwInverterBlock_tempID_0_D2_PT_2_IN7 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_tempID_0_D2_PT_2_IN7 + ); + NlwInverterBlock_tempID_0_D2_PT_2_IN10 : X_INV + port map ( + I => tempID(0), + O => NlwInverterSignal_tempID_0_D2_PT_2_IN10 + ); + NlwInverterBlock_tempID_0_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_tempID_0_D2_PT_3_IN0 + ); + NlwInverterBlock_tempID_0_D2_PT_3_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_tempID_0_D2_PT_3_IN1 + ); + NlwInverterBlock_tempID_0_D2_PT_3_IN3 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_tempID_0_D2_PT_3_IN3 + ); + NlwInverterBlock_tempID_0_D2_PT_3_IN4 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_tempID_0_D2_PT_3_IN4 + ); + NlwInverterBlock_tempID_0_D2_PT_3_IN5 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_tempID_0_D2_PT_3_IN5 + ); + NlwInverterBlock_tempID_0_D2_PT_3_IN6 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_tempID_0_D2_PT_3_IN6 + ); + NlwInverterBlock_tempID_0_D2_PT_3_IN7 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_tempID_0_D2_PT_3_IN7 + ); + NlwInverterBlock_tempID_0_D2_PT_3_IN9 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_tempID_0_D2_PT_3_IN9 + ); + NlwInverterBlock_tempID_0_CLKF_IN0 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_tempID_0_CLKF_IN0 + ); + NlwInverterBlock_tempID_0_CLKF_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_tempID_0_CLKF_IN1 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_D2_IN1 : X_INV + port map ( + I => buf_depth(1), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN1 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_D2_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN2 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_D2_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN3 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_D2_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN4 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_D2_IN5 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN5 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_D2_IN6 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_D2_IN6 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_EXP_PT_2_IN0 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_2_IN0 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_EXP_PT_2_IN1 : X_INV + port map ( + I => SHIFT_EN, + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_2_IN1 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN0 : X_INV + port map ( + I => buf_depth(0), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN0 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN1 : X_INV + port map ( + I => buf_depth(1), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN1 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN2 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN2 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN3 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN3 + ); + NlwInverterBlock_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN4 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_BUF_IS_EMPTY_OBUF_EXP_PT_3_IN4 + ); + NlwInverterBlock_SHIFT_EN_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => SHIFT_EN_RSTF, + O => NlwInverterSignal_SHIFT_EN_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_SHIFT_EN_SETF_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_EN_SETF_IN0 + ); + NlwInverterBlock_SHIFT_EN_SETF_IN1 : X_INV + port map ( + I => state(0), + O => NlwInverterSignal_SHIFT_EN_SETF_IN1 + ); + NlwInverterBlock_SHIFT_EN_RSTF_IN0 : X_INV + port map ( + I => SHIFT_EN_SHIFT_EN_RSTF_INT_UIM, + O => NlwInverterSignal_SHIFT_EN_RSTF_IN0 + ); + NlwInverterBlock_SHIFT_EN_RSTF_IN1 : X_INV + port map ( + I => SHIFT_EN_SHIFT_EN_RSTF_INT_UIM, + O => NlwInverterSignal_SHIFT_EN_RSTF_IN1 + ); + NlwInverterBlock_SHIFT_EN_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN0 + ); + NlwInverterBlock_SHIFT_EN_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN2 + ); + NlwInverterBlock_SHIFT_EN_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN4 + ); + NlwInverterBlock_SHIFT_EN_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_11, + O => NlwInverterSignal_SHIFT_EN_EXP_PT_0_IN6 + ); + NlwInverterBlock_SHIFT_EN_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN0 + ); + NlwInverterBlock_SHIFT_EN_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN2 + ); + NlwInverterBlock_SHIFT_EN_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN4 + ); + NlwInverterBlock_SHIFT_EN_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_11_IBUF, + O => NlwInverterSignal_SHIFT_EN_EXP_PT_1_IN5 + ); + NlwInverterBlock_next_state_0_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => next_state_0_RSTF, + O => NlwInverterSignal_next_state_0_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_next_state_0_SETF_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_next_state_0_SETF_IN0 + ); + NlwInverterBlock_next_state_0_SETF_IN1 : X_INV + port map ( + I => state(0), + O => NlwInverterSignal_next_state_0_SETF_IN1 + ); + NlwInverterBlock_next_state_0_SETF_IN2 : X_INV + port map ( + I => state(1), + O => NlwInverterSignal_next_state_0_SETF_IN2 + ); + NlwInverterBlock_next_state_0_SETF_IN3 : X_INV + port map ( + I => Q_OpTx_FX_DC_19_UIM, + O => NlwInverterSignal_next_state_0_SETF_IN3 + ); + NlwInverterBlock_next_state_1_tsimcreated_set_and_noreset_IN0 : X_INV + port map ( + I => next_state_1_RSTF, + O => NlwInverterSignal_next_state_1_tsimcreated_set_and_noreset_IN0 + ); + NlwInverterBlock_next_state_1_SETF_IN1 : X_INV + port map ( + I => next_state_1_next_state_1_RSTF_UIM, + O => NlwInverterSignal_next_state_1_SETF_IN1 + ); + NlwInverterBlock_CCLK_OBUF_D_IN0 : X_INV + port map ( + I => CCLK_OBUF_D1, + O => NlwInverterSignal_CCLK_OBUF_D_IN0 + ); + NlwInverterBlock_CCLK_OBUF_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CCLK_OBUF_D2_PT_1_IN0 + ); + NlwInverterBlock_CCLK_OBUF_D2_PT_1_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_CCLK_OBUF_D2_PT_1_IN1 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN0 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN1 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN3 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_0_13, + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_0_IN5 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN0 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN1 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN3 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_1_IN4 : X_INV + port map ( + I => REG_0_12, + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_1_IN4 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN0 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN2 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN4 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_2_IN6 : X_INV + port map ( + I => REG_0_13, + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_2_IN6 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN0 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_3_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN2 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_3_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN4 + ); + NlwInverterBlock_CCLK_OBUF_EXP_PT_3_IN5 : X_INV + port map ( + I => DIN_13_IBUF, + O => NlwInverterSignal_CCLK_OBUF_EXP_PT_3_IN5 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN0 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN2 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN3 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_0_IN4 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN0 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN2 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN3 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_1_IN4 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN0 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN0 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN1 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN1 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN2 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN2 + ); + NlwInverterBlock_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN3 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_buf_depth_0_buf_depth_0_RSTF_EXP_PT_2_IN3 + ); + NlwInverterBlock_buf_depth_1_buf_depth_1_RSTF_D2_PT_2_IN1 : X_INV + port map ( + I => buf_depth(0), + O => NlwInverterSignal_buf_depth_1_buf_depth_1_RSTF_D2_PT_2_IN1 + ); + NlwInverterBlock_buf_depth_1_buf_depth_1_RSTF_D2_PT_2_IN2 : X_INV + port map ( + I => buf_depth(1), + O => NlwInverterSignal_buf_depth_1_buf_depth_1_RSTF_D2_PT_2_IN2 + ); + NlwInverterBlock_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0_IN0 + ); + NlwInverterBlock_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0_IN2 : X_INV + port map ( + I => state(1), + O => NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_0_IN2 + ); + NlwInverterBlock_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1_IN0 + ); + NlwInverterBlock_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1_IN1 : X_INV + port map ( + I => state(0), + O => NlwInverterSignal_SHIFT_EN_SHIFT_EN_RSTF_INT_D2_PT_1_IN1 + ); + NlwInverterBlock_OpTx_FX_DC_19_D2_PT_1_IN1 : X_INV + port map ( + I => buf_depth(1), + O => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN1 + ); + NlwInverterBlock_OpTx_FX_DC_19_D2_PT_1_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN2 + ); + NlwInverterBlock_OpTx_FX_DC_19_D2_PT_1_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN3 + ); + NlwInverterBlock_OpTx_FX_DC_19_D2_PT_1_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN4 + ); + NlwInverterBlock_OpTx_FX_DC_19_D2_PT_1_IN5 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN5 + ); + NlwInverterBlock_OpTx_FX_DC_19_D2_PT_1_IN6 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_OpTx_FX_DC_19_D2_PT_1_IN6 + ); + NlwInverterBlock_next_state_0_next_state_0_RSTF_D2_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_0_IN0 + ); + NlwInverterBlock_next_state_0_next_state_0_RSTF_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_1_IN0 + ); + NlwInverterBlock_next_state_0_next_state_0_RSTF_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_2_IN0 + ); + NlwInverterBlock_next_state_0_next_state_0_RSTF_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN0 + ); + NlwInverterBlock_next_state_0_next_state_0_RSTF_D2_PT_3_IN2 : X_INV + port map ( + I => buf_depth(1), + O => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN2 + ); + NlwInverterBlock_next_state_0_next_state_0_RSTF_D2_PT_3_IN3 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN3 + ); + NlwInverterBlock_next_state_0_next_state_0_RSTF_D2_PT_3_IN4 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN4 + ); + NlwInverterBlock_next_state_0_next_state_0_RSTF_D2_PT_3_IN5 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN5 + ); + NlwInverterBlock_next_state_0_next_state_0_RSTF_D2_PT_3_IN6 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN6 + ); + NlwInverterBlock_next_state_0_next_state_0_RSTF_D2_PT_3_IN7 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_next_state_0_next_state_0_RSTF_D2_PT_3_IN7 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_0_IN0 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_1_IN0 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_1_IN1 : X_INV + port map ( + I => nINIT_B_IBUF, + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_1_IN1 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_2_IN0 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_3_IN0 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_3_IN1 : X_INV + port map ( + I => state(0), + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_3_IN1 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_3_IN2 : X_INV + port map ( + I => state(1), + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_3_IN2 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_4_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN0 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_4_IN2 : X_INV + port map ( + I => buf_depth(1), + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN2 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_4_IN3 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN3 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_4_IN4 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN4 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_4_IN5 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN5 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_4_IN6 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN6 + ); + NlwInverterBlock_next_state_1_next_state_1_RSTF_D2_PT_4_IN7 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_next_state_1_next_state_1_RSTF_D2_PT_4_IN7 + ); + NlwInverterBlock_EXP18_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP18_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP18_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP18_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP18_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP18_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP18_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_1, + O => NlwInverterSignal_EXP18_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP18_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP18_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP18_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP18_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP18_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP18_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP18_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_1_IBUF, + O => NlwInverterSignal_EXP18_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP19_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP19_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP19_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP19_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP19_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP19_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP19_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_5, + O => NlwInverterSignal_EXP19_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP19_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP19_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP19_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP19_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP19_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP19_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP19_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_5_IBUF, + O => NlwInverterSignal_EXP19_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP20_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_EXP20_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_EXP20_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_EXP20_EXP_tsimrenamed_net_IN5 : X_INV + port map ( + I => DIN_6_IBUF, + O => NlwInverterSignal_EXP20_EXP_tsimrenamed_net_IN5 + ); + NlwInverterBlock_EXP21_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_EXP21_EXP_tsimrenamed_net_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN2 + ); + NlwInverterBlock_EXP21_EXP_tsimrenamed_net_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN4 + ); + NlwInverterBlock_EXP21_EXP_tsimrenamed_net_IN6 : X_INV + port map ( + I => REG_0_6, + O => NlwInverterSignal_EXP21_EXP_tsimrenamed_net_IN6 + ); + NlwInverterBlock_EXP22_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP22_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP22_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP22_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP22_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP22_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP22_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP22_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP22_EXP_PT_1_IN1 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP22_EXP_PT_1_IN1 + ); + NlwInverterBlock_EXP22_EXP_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP22_EXP_PT_1_IN3 + ); + NlwInverterBlock_EXP22_EXP_PT_1_IN4 : X_INV + port map ( + I => DIN_0_IBUF, + O => NlwInverterSignal_EXP22_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP22_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP22_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP22_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP22_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP22_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP22_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP22_EXP_PT_2_IN6 : X_INV + port map ( + I => REG_0_0, + O => NlwInverterSignal_EXP22_EXP_PT_2_IN6 + ); + NlwInverterBlock_EXP23_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP23_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP23_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP23_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP23_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP23_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP23_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_0_3, + O => NlwInverterSignal_EXP23_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP23_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP23_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP23_EXP_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP23_EXP_PT_1_IN1 + ); + NlwInverterBlock_EXP23_EXP_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP23_EXP_PT_1_IN3 + ); + NlwInverterBlock_EXP23_EXP_PT_1_IN4 : X_INV + port map ( + I => REG_0_2, + O => NlwInverterSignal_EXP23_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP23_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP23_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP23_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP23_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP23_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP23_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP23_EXP_PT_2_IN6 : X_INV + port map ( + I => REG_0_3, + O => NlwInverterSignal_EXP23_EXP_PT_2_IN6 + ); + NlwInverterBlock_EXP23_EXP_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP23_EXP_PT_3_IN0 + ); + NlwInverterBlock_EXP23_EXP_PT_3_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP23_EXP_PT_3_IN2 + ); + NlwInverterBlock_EXP23_EXP_PT_3_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP23_EXP_PT_3_IN4 + ); + NlwInverterBlock_EXP23_EXP_PT_3_IN5 : X_INV + port map ( + I => DIN_3_IBUF, + O => NlwInverterSignal_EXP23_EXP_PT_3_IN5 + ); + NlwInverterBlock_EXP24_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP24_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP24_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP24_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP24_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP24_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP24_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_31, + O => NlwInverterSignal_EXP24_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP24_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP24_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP24_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP24_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP24_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP24_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP24_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_31_IBUF, + O => NlwInverterSignal_EXP24_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP25_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP25_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP25_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP25_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP25_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP25_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP25_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_0_30, + O => NlwInverterSignal_EXP25_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP25_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP25_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP25_EXP_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP25_EXP_PT_1_IN1 + ); + NlwInverterBlock_EXP25_EXP_PT_1_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP25_EXP_PT_1_IN3 + ); + NlwInverterBlock_EXP25_EXP_PT_1_IN4 : X_INV + port map ( + I => REG_0_29, + O => NlwInverterSignal_EXP25_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP25_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP25_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP25_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP25_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP25_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP25_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP25_EXP_PT_2_IN6 : X_INV + port map ( + I => REG_0_30, + O => NlwInverterSignal_EXP25_EXP_PT_2_IN6 + ); + NlwInverterBlock_EXP25_EXP_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP25_EXP_PT_3_IN0 + ); + NlwInverterBlock_EXP25_EXP_PT_3_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP25_EXP_PT_3_IN2 + ); + NlwInverterBlock_EXP25_EXP_PT_3_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP25_EXP_PT_3_IN4 + ); + NlwInverterBlock_EXP25_EXP_PT_3_IN5 : X_INV + port map ( + I => DIN_30_IBUF, + O => NlwInverterSignal_EXP25_EXP_PT_3_IN5 + ); + NlwInverterBlock_EXP26_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP26_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP26_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP26_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP26_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP26_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP26_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_28, + O => NlwInverterSignal_EXP26_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP26_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP26_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP26_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP26_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP26_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP26_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP26_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_28_IBUF, + O => NlwInverterSignal_EXP26_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP27_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP27_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP27_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_31, + O => NlwInverterSignal_EXP27_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP27_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP27_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP27_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_31_IBUF, + O => NlwInverterSignal_EXP27_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP28_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP28_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP28_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_29, + O => NlwInverterSignal_EXP28_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP28_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP28_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP28_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_29_IBUF, + O => NlwInverterSignal_EXP28_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP29_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP29_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP29_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP29_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP29_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP29_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP29_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_0_17, + O => NlwInverterSignal_EXP29_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP29_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP29_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP29_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP29_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP29_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP29_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP29_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_0_17, + O => NlwInverterSignal_EXP29_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP29_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP29_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP29_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP29_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP29_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP29_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP29_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_17_IBUF, + O => NlwInverterSignal_EXP29_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP30_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP30_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP30_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP30_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP30_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP30_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP30_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_0_15, + O => NlwInverterSignal_EXP30_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP30_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP30_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP30_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP30_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP30_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP30_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP30_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_0_15, + O => NlwInverterSignal_EXP30_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP30_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP30_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP30_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP30_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP30_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP30_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP30_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_15_IBUF, + O => NlwInverterSignal_EXP30_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP31_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP31_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP31_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP31_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP31_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP31_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP31_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_20, + O => NlwInverterSignal_EXP31_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP31_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP31_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP31_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP31_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP31_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP31_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP31_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_20_IBUF, + O => NlwInverterSignal_EXP31_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP32_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP32_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP32_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP32_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP32_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP32_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP32_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_18, + O => NlwInverterSignal_EXP32_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP32_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP32_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP32_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP32_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP32_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP32_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP32_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_18_IBUF, + O => NlwInverterSignal_EXP32_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP33_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP33_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP33_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP33_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP33_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP33_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP33_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_0_23, + O => NlwInverterSignal_EXP33_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP33_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP33_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP33_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP33_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP33_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP33_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP33_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_0_23, + O => NlwInverterSignal_EXP33_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP33_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP33_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP33_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP33_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP33_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP33_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP33_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_23_IBUF, + O => NlwInverterSignal_EXP33_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP34_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP34_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP34_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP34_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP34_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP34_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP34_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_0_21, + O => NlwInverterSignal_EXP34_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP34_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP34_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP34_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP34_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP34_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP34_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP34_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_0_21, + O => NlwInverterSignal_EXP34_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP34_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP34_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP34_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP34_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP34_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP34_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP34_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_21_IBUF, + O => NlwInverterSignal_EXP34_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP35_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP35_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP35_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP35_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP35_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP35_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP35_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_26, + O => NlwInverterSignal_EXP35_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP35_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP35_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP35_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP35_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP35_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP35_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP35_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_26_IBUF, + O => NlwInverterSignal_EXP35_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP36_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP36_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP36_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP36_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP36_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP36_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP36_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_24, + O => NlwInverterSignal_EXP36_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP36_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP36_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP36_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP36_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP36_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP36_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP36_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_24_IBUF, + O => NlwInverterSignal_EXP36_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP37_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP37_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP37_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_27, + O => NlwInverterSignal_EXP37_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP37_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP37_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP37_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_27_IBUF, + O => NlwInverterSignal_EXP37_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP38_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP38_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP38_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP38_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP38_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_1_24, + O => NlwInverterSignal_EXP38_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP38_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP38_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP38_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_1_24, + O => NlwInverterSignal_EXP38_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP38_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP38_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP38_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_24_IBUF, + O => NlwInverterSignal_EXP38_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP39_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP39_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP39_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP39_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP39_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP39_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP39_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_0_27, + O => NlwInverterSignal_EXP39_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP39_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP39_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP39_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP39_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP39_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP39_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP39_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_0_27, + O => NlwInverterSignal_EXP39_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP39_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP39_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP39_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP39_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP39_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP39_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP39_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_27_IBUF, + O => NlwInverterSignal_EXP39_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP40_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP40_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP40_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_26, + O => NlwInverterSignal_EXP40_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP40_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP40_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP40_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_26_IBUF, + O => NlwInverterSignal_EXP40_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP41_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP41_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP41_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_25, + O => NlwInverterSignal_EXP41_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP41_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP41_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP41_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_25_IBUF, + O => NlwInverterSignal_EXP41_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP42_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP42_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP42_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_7, + O => NlwInverterSignal_EXP42_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP42_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP42_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP42_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_7_IBUF, + O => NlwInverterSignal_EXP42_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP43_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP43_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP43_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_10, + O => NlwInverterSignal_EXP43_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP43_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP43_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP43_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_10_IBUF, + O => NlwInverterSignal_EXP43_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP44_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP44_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP44_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_9, + O => NlwInverterSignal_EXP44_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP44_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP44_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP44_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_9_IBUF, + O => NlwInverterSignal_EXP44_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP45_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP45_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP45_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP45_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP45_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP45_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP45_EXP_PT_0_IN4 : X_INV + port map ( + I => REG_0_9, + O => NlwInverterSignal_EXP45_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP45_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP45_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP45_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP45_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP45_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP45_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP45_EXP_PT_1_IN6 : X_INV + port map ( + I => DIN_9_IBUF, + O => NlwInverterSignal_EXP45_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP45_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP45_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP45_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP45_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP45_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP45_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP45_EXP_PT_2_IN5 : X_INV + port map ( + I => REG_0_9, + O => NlwInverterSignal_EXP45_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP46_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP46_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP46_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP46_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP46_EXP_PT_0_IN3 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP46_EXP_PT_0_IN3 + ); + NlwInverterBlock_EXP46_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_0_7, + O => NlwInverterSignal_EXP46_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP46_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP46_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP46_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP46_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP46_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP46_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP46_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_0_7, + O => NlwInverterSignal_EXP46_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP46_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP46_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP46_EXP_PT_2_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP46_EXP_PT_2_IN2 + ); + NlwInverterBlock_EXP46_EXP_PT_2_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP46_EXP_PT_2_IN4 + ); + NlwInverterBlock_EXP46_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_7_IBUF, + O => NlwInverterSignal_EXP46_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP47_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP47_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP47_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_8, + O => NlwInverterSignal_EXP47_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP47_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP47_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP47_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_8_IBUF, + O => NlwInverterSignal_EXP47_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP48_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP48_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP48_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_1, + O => NlwInverterSignal_EXP48_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP48_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP48_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP48_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_1_IBUF, + O => NlwInverterSignal_EXP48_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP49_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP49_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP49_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_5, + O => NlwInverterSignal_EXP49_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP49_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP49_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP49_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_5_IBUF, + O => NlwInverterSignal_EXP49_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP50_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP50_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_EXP50_EXP_tsimrenamed_net_IN5 : X_INV + port map ( + I => DIN_6_IBUF, + O => NlwInverterSignal_EXP50_EXP_tsimrenamed_net_IN5 + ); + NlwInverterBlock_EXP51_EXP_tsimrenamed_net_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP51_EXP_tsimrenamed_net_IN0 + ); + NlwInverterBlock_EXP51_EXP_tsimrenamed_net_IN6 : X_INV + port map ( + I => REG_1_6, + O => NlwInverterSignal_EXP51_EXP_tsimrenamed_net_IN6 + ); + NlwInverterBlock_EXP52_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP52_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP52_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP52_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP52_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP52_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP52_EXP_PT_1_IN4 : X_INV + port map ( + I => DIN_0_IBUF, + O => NlwInverterSignal_EXP52_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP52_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP52_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP52_EXP_PT_2_IN6 : X_INV + port map ( + I => REG_1_0, + O => NlwInverterSignal_EXP52_EXP_PT_2_IN6 + ); + NlwInverterBlock_EXP53_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP53_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP53_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP53_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP53_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_1_3, + O => NlwInverterSignal_EXP53_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP53_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP53_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP53_EXP_PT_1_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP53_EXP_PT_1_IN1 + ); + NlwInverterBlock_EXP53_EXP_PT_1_IN4 : X_INV + port map ( + I => REG_1_2, + O => NlwInverterSignal_EXP53_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP53_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP53_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP53_EXP_PT_2_IN6 : X_INV + port map ( + I => REG_1_3, + O => NlwInverterSignal_EXP53_EXP_PT_2_IN6 + ); + NlwInverterBlock_EXP53_EXP_PT_3_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP53_EXP_PT_3_IN0 + ); + NlwInverterBlock_EXP53_EXP_PT_3_IN5 : X_INV + port map ( + I => DIN_3_IBUF, + O => NlwInverterSignal_EXP53_EXP_PT_3_IN5 + ); + NlwInverterBlock_EXP54_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP54_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP54_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_16, + O => NlwInverterSignal_EXP54_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP54_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP54_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP54_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_16_IBUF, + O => NlwInverterSignal_EXP54_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP55_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP55_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP55_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP55_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP55_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_1_13, + O => NlwInverterSignal_EXP55_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP55_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP55_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP55_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_1_13, + O => NlwInverterSignal_EXP55_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP55_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP55_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP55_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_13_IBUF, + O => NlwInverterSignal_EXP55_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP56_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP56_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP56_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP56_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP56_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_1_11, + O => NlwInverterSignal_EXP56_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP56_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP56_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP56_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_1_11, + O => NlwInverterSignal_EXP56_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP56_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP56_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP56_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_11_IBUF, + O => NlwInverterSignal_EXP56_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP57_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP57_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP57_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_15, + O => NlwInverterSignal_EXP57_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP57_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP57_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP57_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_15_IBUF, + O => NlwInverterSignal_EXP57_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP58_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP58_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP58_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_14, + O => NlwInverterSignal_EXP58_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP58_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP58_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP58_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_14_IBUF, + O => NlwInverterSignal_EXP58_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP59_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP59_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP59_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_22, + O => NlwInverterSignal_EXP59_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP59_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP59_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP59_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_22_IBUF, + O => NlwInverterSignal_EXP59_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP60_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP60_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP60_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP60_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP60_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_1_19, + O => NlwInverterSignal_EXP60_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP60_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP60_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP60_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_1_19, + O => NlwInverterSignal_EXP60_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP60_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP60_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP60_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_19_IBUF, + O => NlwInverterSignal_EXP60_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP61_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP61_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP61_EXP_PT_0_IN1 : X_INV + port map ( + I => LOAD_SREG_IBUF, + O => NlwInverterSignal_EXP61_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP61_EXP_PT_0_IN5 : X_INV + port map ( + I => REG_1_17, + O => NlwInverterSignal_EXP61_EXP_PT_0_IN5 + ); + NlwInverterBlock_EXP61_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP61_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP61_EXP_PT_1_IN6 : X_INV + port map ( + I => REG_1_17, + O => NlwInverterSignal_EXP61_EXP_PT_1_IN6 + ); + NlwInverterBlock_EXP61_EXP_PT_2_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP61_EXP_PT_2_IN0 + ); + NlwInverterBlock_EXP61_EXP_PT_2_IN5 : X_INV + port map ( + I => DIN_17_IBUF, + O => NlwInverterSignal_EXP61_EXP_PT_2_IN5 + ); + NlwInverterBlock_EXP62_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP62_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP62_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_21, + O => NlwInverterSignal_EXP62_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP62_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP62_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP62_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_21_IBUF, + O => NlwInverterSignal_EXP62_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP63_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP63_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP63_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_20, + O => NlwInverterSignal_EXP63_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP63_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP63_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP63_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_20_IBUF, + O => NlwInverterSignal_EXP63_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP64_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP64_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP64_EXP_PT_0_IN1 : X_INV + port map ( + I => SCLK, + O => NlwInverterSignal_EXP64_EXP_PT_0_IN1 + ); + NlwInverterBlock_EXP64_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP64_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP65_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP65_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP65_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP65_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP65_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP65_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP65_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_10, + O => NlwInverterSignal_EXP65_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP65_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP65_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP65_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP65_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP65_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP65_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP65_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_10_IBUF, + O => NlwInverterSignal_EXP65_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP66_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP66_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP66_EXP_PT_0_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP66_EXP_PT_0_IN2 + ); + NlwInverterBlock_EXP66_EXP_PT_0_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP66_EXP_PT_0_IN4 + ); + NlwInverterBlock_EXP66_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_0_14, + O => NlwInverterSignal_EXP66_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP66_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP66_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP66_EXP_PT_1_IN2 : X_INV + port map ( + I => writeBufId(0), + O => NlwInverterSignal_EXP66_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP66_EXP_PT_1_IN4 : X_INV + port map ( + I => readBufId(0), + O => NlwInverterSignal_EXP66_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP66_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_14_IBUF, + O => NlwInverterSignal_EXP66_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP67_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP67_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP67_EXP_PT_1_IN1 : X_INV + port map ( + I => LOAD_PRESCALER_IBUF, + O => NlwInverterSignal_EXP67_EXP_PT_1_IN1 + ); + NlwInverterBlock_EXP67_EXP_PT_1_IN2 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_EXP67_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP68_EXP_PT_0_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP68_EXP_PT_0_IN0 + ); + NlwInverterBlock_EXP68_EXP_PT_0_IN6 : X_INV + port map ( + I => REG_1_28, + O => NlwInverterSignal_EXP68_EXP_PT_0_IN6 + ); + NlwInverterBlock_EXP68_EXP_PT_1_IN0 : X_INV + port map ( + I => RES_IBUF, + O => NlwInverterSignal_EXP68_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP68_EXP_PT_1_IN5 : X_INV + port map ( + I => DIN_28_IBUF, + O => NlwInverterSignal_EXP68_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP69_EXP_PT_1_IN0 : X_INV + port map ( + I => buf_depth(0), + O => NlwInverterSignal_EXP69_EXP_PT_1_IN0 + ); + NlwInverterBlock_EXP69_EXP_PT_1_IN1 : X_INV + port map ( + I => buf_depth(1), + O => NlwInverterSignal_EXP69_EXP_PT_1_IN1 + ); + NlwInverterBlock_EXP69_EXP_PT_1_IN2 : X_INV + port map ( + I => SHIFT_CNT(0), + O => NlwInverterSignal_EXP69_EXP_PT_1_IN2 + ); + NlwInverterBlock_EXP69_EXP_PT_1_IN3 : X_INV + port map ( + I => SHIFT_CNT(1), + O => NlwInverterSignal_EXP69_EXP_PT_1_IN3 + ); + NlwInverterBlock_EXP69_EXP_PT_1_IN4 : X_INV + port map ( + I => SHIFT_CNT(2), + O => NlwInverterSignal_EXP69_EXP_PT_1_IN4 + ); + NlwInverterBlock_EXP69_EXP_PT_1_IN5 : X_INV + port map ( + I => SHIFT_CNT(3), + O => NlwInverterSignal_EXP69_EXP_PT_1_IN5 + ); + NlwInverterBlock_EXP69_EXP_PT_1_IN6 : X_INV + port map ( + I => SHIFT_CNT(4), + O => NlwInverterSignal_EXP69_EXP_PT_1_IN6 + ); + NlwBlockROC : X_ROC + generic map (ROC_WIDTH => 100 ns) + port map (O => PRLD); + +end Structure; + diff --git a/projects/Eval_VConfig/wave.do b/projects/Eval_VConfig/wave.do new file mode 100644 index 0000000..56b137e --- /dev/null +++ b/projects/Eval_VConfig/wave.do @@ -0,0 +1,40 @@ +onerror {resume} +quietly WaveActivateNextPane {} 0 +add wave -noupdate -format Logic /vconfig_tb/uut/res +add wave -noupdate -format Logic /vconfig_tb/uut/ninit_b +add wave -noupdate -format Logic /vconfig_tb/uut/clk +add wave -noupdate -format Logic /vconfig_tb/uut/done +add wave -noupdate -format Logic /vconfig_tb/uut/cclk +add wave -noupdate -format Literal /vconfig_tb/uut/cclk_prescaler +add wave -noupdate -format Logic /vconfig_tb/uut/load_prescaler +add wave -noupdate -format Literal /vconfig_tb/uut/din +add wave -noupdate -format Logic /vconfig_tb/uut/dout +add wave -noupdate -format Logic /vconfig_tb/uut/load_sreg +add wave -noupdate -format Logic /vconfig_tb/uut/buf_is_empty +add wave -noupdate -format Literal /vconfig_tb/uut/reg +add wave -noupdate -format Literal /vconfig_tb/uut/count +add wave -noupdate -format Literal /vconfig_tb/uut/clk_scale +add wave -noupdate -format Literal /vconfig_tb/uut/shift_cnt +add wave -noupdate -format Literal /vconfig_tb/uut/state +add wave -noupdate -format Literal /vconfig_tb/uut/next_state +add wave -noupdate -format Logic /vconfig_tb/uut/sclk +add wave -noupdate -format Logic /vconfig_tb/uut/shift_en +add wave -noupdate -format Literal /vconfig_tb/uut/buf_depth +add wave -noupdate -format Literal /vconfig_tb/uut/tempid +add wave -noupdate -format Literal /vconfig_tb/uut/readbufid +add wave -noupdate -format Literal /vconfig_tb/uut/writebufid +TreeUpdate [SetDefaultTree] +WaveRestoreCursors {{Cursor 1} {2809539 ps} 0} +WaveRestoreZoom {1356698 ps} {12202906 ps} +configure wave -namecolwidth 150 +configure wave -valuecolwidth 100 +configure wave -justifyvalue left +configure wave -signalnamewidth 1 +configure wave -snapdistance 10 +configure wave -datasetprefix 0 +configure wave -rowmargin 4 +configure wave -childrowmargin 2 +configure wave -gridoffset 0 +configure wave -gridperiod 1 +configure wave -griddelta 40 +configure wave -timeline 0 diff --git a/projects/eval_dmux/eval_dmux.ise b/projects/eval_dmux/eval_dmux.ise new file mode 100644 index 0000000000000000000000000000000000000000..88aa4da7d4b1a1482a9a9278666b7356516f88e3 GIT binary patch literal 458083 zcmeFa>#to)lHg_6gYK@LW(ElfBw#2c9@EXNuC;Q#o9UTaPhWTW+V11y+qZ^+J-)}s zuG3}vxX(Gh?PA}{O9%}Jp%!9zBS46kVCWV?%%BXm<|Glq&<6Af0_WK3?ak049{@R1Xdk4c} z@tyl#(7*dC=+Wu(=cg}}FaG4!FYce6{^s$~#ob4ro;-bYaeAhF`<>vok6%7tyqpm( zo<(y3cPMfBNXz;_>rWujQMsKRP;dH$FW%yEuNG-8g^w=wCGPVZ%cku**Oz5f)a^izX&SXfRYk7N zi!8547rX3p>E~<9BrVz`Ph6DsRUKswP*u@qQQ5@ZQ1o?G#DIb^8Ou7aqC82`D2vA= zYTGuC@@~kIrpkvbr{nbxM$EtNZ~fN&^?&aQ&VT&Z{_?&5Yxw33`TrP@T^YM728+cx z(s2BEar%kK$N6IMHg-?l{`TqF52Z`_3&SglV#wMu%IYzXvb2I%S;J^un)K-AzhFUD=0%!T<>xm(Jw7{mcKTGXPcwTtWlNVYNC zecK@ddBRlpaa1>X9Jyh1WnX4>nvQhb4Qspr0G8KT zSG408W8O;%K{=l_Znur42x zuIaKUjSIoXL{&+f0+z;E-_?1a57KGn>S`A8_T5OQ zd>1oe`53iLR!3DD_hsItE_Xs(l{c<}iYO70&s^0+4O1F*L!J~>nw3={>}}gDE*m)8 zI-w1nmj7y_G)v0TwO!pLGK9kAg>zjM^<#=~6=feaNNCg#?U2=VU&9K(;$m#mI)htH z!DQvRi<&VWqb754J+yf~^fClye2k@+iNGvnD(a%CBRXvJIK#%YqPnRY;UjF1UEClc z2~&^OM?;zn2~vyE5WZDe!LWxMxg7x;nf1ywNmRHoDbjLCha>?Ei&A6`0Ykjtn@ns| zx+Y5CQ|$V-XiAZgxJ~LYtMjNFATVpNQ4K;Hwec_{ap}^cn%FyJV@+St$kZZ8*%;Mh zFC(o=%v_$Pi3n2P2zP-fo18fR+74ltNW%p2qaaf<4?6_rU{R>wo(Qt7m8hB`qnM8KF+W;?2ottjr&I?k$& zP6b<0)?HbaX;j7qW@hLaDHMt1bz@Q|b(0Ehu`82wD7&bvYevdMM{S95cJMN7tGXHn zR2n;*(_LOiV-7`Gi9!HYM648Tm(@v^*BGKDn$UN7+#;3(VmTn7Re?wqNO;<`uJ2Nj zkaEZ~{vQQw1}JhlEX&0>Bn8VzRbVcJwxlfju5XdvEXH^tCsEavLzIq8eBUQkoeFJz zKVp2aap@rHTqG<$Lpw%8F^mw@HLjo7o5xj|jxKUdNvA~vd#eITsIo-XpB^0sTby?F zFe0;QDs$Rq3DXJQ!4*l8CGevWK|;bxSBzbRxG|^M07Fvjc~zxF*`j{PC}5bBrcba# zMU7Hr2@=`%jJeA}P>WDxBIIS4^`)pm?VuFr`g`g!EXMmSsJ1S%sE3tdp!k%Qi3TB7yoe!x&|wC{@SGmBwX1 z3^`gdiDjJ*4a{PSa1~&0(?)HA&~+8IC~oT{bz+fvmjAXLnEFCYOm%=@uRt5GC`UKvFHM;dKZBbGpz+JP-$b*^LB$biZkbB;Zc$znyvvF*Aj zZE+g16fvm_yqCUAyBx>5ihCKtfY6r}%VV813?WA0QI-zmNmrwVT{j9g{7v)(>&&_i zSXN+E6TWg?IgUeJmr2Y>SHGK>oHC9R_=kCb#sMKga?qa?lsFfon_a$dh;^EO_?mHi z<&RaX>%{YlSWI16mNpLkA<~YNNbhz6%YAlOYiQLyL9)m0ZIr@o7!860U!AG(Eao;m5 zct>#$(;KlV2Iv9Opm!1@fk*tbX>iwd1$ZrhZVomhZn zJ+EtgT)^qRWp;0nikCAn>0frw?jMK7TOzJIT&T#Ks(R3wCdD2fq zknS;7c(fTyIr4{%Z&`X$m-N-h!p$-^iNX?RH%StJusigd;R>}C8eYYzL+oo-5K)f~ z`yCg!g>75Nf(?gj@pe*&2MG=wYYZsApEphhpkFt#5YWHF$VNba#>h%Qf7ZxOK!0v& zX6d(#!VT7&Ms)$yDwaTg(=-@ zR}5i7Ou>)g5jw;j&PCG2gut>$B3x)d)rfozy{l(A{D8QpN(Y?vXs8+_Y{Vwv<~C6g zcapUj@vE_g{BA8f!nbzBUSWihS-!;b<3bi_7@i~MTEY;1BN0o7Cx}`Vn0IlQu#WgO z5lcssw~lqCnQ0xCox`4vxL|Q1_An!9LJoq+DIQtcsu;gurnO%Zg%P~N0h~d6zqTW) zB5;t^1rKp>T`u7gziyd0`IHekd|Av1$+i*#T2Im5)FQTl3>yJ{VL2Nw(2pD z&>>L++^SA-}N=-p-B zCs-+5iLOItvVujviiw;HLVoE8`v)hDcf zVTmi)U;znjItfd0H6O2t2&2s7mciN5P)GQ75}$IqDd6gHA>f~ zo%m+_{v2UL7w0kSN)xl*7W=`BHLLD?kxvcjT?nZ4-GyV>mySDtuf+< zjIM zB}mW3F4ZGWXVZ(vKY{-FB{?3+zu{Wf629WrVh5mggp{<6$r)uc=r59%==!9@A5XeO z+)we{dXgECT9Dl;TO8>L>w_guaDzvmgGM5woREMRtc2E-0oQ~);#>0jHRC!fu*(Wd zQ}wtAb(S)*C2CF@0MW)(Y+YG4={OVc4=<~sEC-@6@|bh#m71T}IN${>?J* z$#Qg9X2uqwa7;mrSIV31#Mq&biiPlGmc1@}VZFV)O8=QOuXT-f0CZ=^sG*ix4 z7fV=#SrB(KFR`yFhO2fG{v$^NImvunf&SCWp@$_2ZO#>}1!xb;2KvyFVL@s6)Xf_E zPm#KCNDzJ=X>5koq*%h1R01+pq?OCEe3<3+H!~f0;lJmIcuPS=&))1r)EJ5s?xg;^|zD zEv$#x4jhuBh$|wwjO9;s3q2=L5e{^Oq-8;FXO*Y^^(78>&U(XYm`gfCRxk|whzaW} zIGgYz7+FEpGKM&9Dvv2YO-^84PB5FeLV0_}W+012%dz%cLx zBPqUJEon4W`n{^HmgK% z+MX4rWXAiRL`j{^eEpRri*X^z3dtl%WS=mnEs|Kree4pKXMH@IjABXJfy@Duo)GyW z+W6$ySG0h!RxL@jF`wF>Veyx3EDCBgG>chFEWe`-l; z0nY^|up*-(Q5a<6O2C0KB?CYlSIoouGfS3H%n0c`oH3@LW|_eaB(AHIGGSVABWAwV z%dsT4nUjuV+X(a4O>D!^jildtaUTi&CIYf$iTxNILP$PBG#0-J^1&LjWi_xvkhJr# ze%ToKt~Z~49tIyRb3CY&$%t}Em*AT*fw*b-5Q8H=&2Teeun{#Fzjl7|{N>rnbD6%I zpR&XG^7O^=i;MFcuU?$c^u|Bq)&FjDw`aNgY=-!3`y)XzwK}a;X-ieSY-*|Brdq4g z#)gmDs`ZLHrGA@ftx6lxrnYJ{ks?*U)o8*@Xx}Prh0<0kZI!RBeb6;`7vud~O~+on z4)x%Eb8y()^>Ss#wSw|;XNLOd_QB!saRAi}`4!NeG8CP~yDu#Av7SxG*JNE4Idw87Rqulw@H_`~tEXO<|y<2vSmn zDe*2;E1no8Cpb6ZsR_-DVPb;w5}uaOtQaOGI49vL3C&0q7L6(-8C6g)ypBkB@9uc} zmQSbqt_zyzzPo)eJQ%#IK;M11X!?)*U3|D`n+IO=D4*Z=u4%M-5kI(}d51lG*mS-R z$6j+Wq*eLyzT%zm>3#LvkG+nKeCl^Rq*b9w{m}oNI#7KmDm}fz`CemCuMDz3PU=7*sSAQOOm(6a7T``P^5c&(#vb0NpK7c-c%Xmk=j?&{q5nIbSdCVd zRIiO0dyP;powvt(iP!j#A2$A(JZL@~76Ya?5J-%NirOFgwd~N_^{u;JO}KTK#ET@p zH7vaA>LrNR?yf<`E{p~k9Z&P{;NC&=aRAdA%7V*3(G%e_s)g6R*#^?N)IFp~-@9~8 zcy6;W-@Vd>=nV zQSphZ+mL#<+mL$iA2$zg2ZlL;=>1I~YDYd(!@v^p??1eC7y!|l7eSd!7X8D2dg202c&8A&eVfBVd~Dfi?AJy;kF1amR?#Hui;?L?DBszCUz#Ed5S!L3|HQ z;-C?A%P3R=XOSv_3yakRwGoxjbnQZiMzfaJ@U(5?)mgoUG$_FqsD)C4bZszNXf(*z zjL#ro0%(yi;MAcmnp<9fTom`#qB~Sg)vd*?!#nqbVlqMLlz_*CM#u8O1JK;QjZ5V9 z4(D-g0I{5V0o(dFL0S71zU%{Q>f8eKk+Ij0_MmWrHFa(QG7`84ePJP-MMtOZ&PUyc z_Z}o($7UA76_n~T+*+)l0s=il>HfzWmx-)^O@pjSEQ7>bgm=ajCSGva=;}Xmi^N3R z1Q}$m^em7z8U@loXTUh$`AC+6kf0qN20#cVS#ebd=+;a}c zsW9eYjog6RFxnA@@i{Yr0%^i$BM)?8Y^j+#fi&T>Q3pB|o7Na|Nztf;eiA={vqo((WIe%Lt| z6uPkgv342Mb$$(`+Wa+;x<0Oe^rdkPq;hn2V)T_0M3WST=r)L|#qC&iXQC^$cqq|psO(fsY18$9)g;;fi&SW zqYGlQI2j8eF63jZflQ?vT z-$YH{t6!_0qkOKqjuXJRP=fX~gm-IwV%1_?IKS+yaQNkC1rWp#B*MRDPhA8PcN-|3 z=OI6NjYh|^@qiUidBU^?G@;Xcvu$i*b@qWZb#4JtUE3`RgTC!mSX1W~AR}9JRI3!0 z6V)(71~gy`XFwIUAOkwFfn+DoNaq88t-@>#ws2bMeBduW*~Mw1F^B6RqqZV)0<}>o zpf(-}q-`z*(%!pmF7pLt8CF68wf1k75b57K`UmFGTP4IFBuxfmHSLvMLMBifj|9}l zc!9L>NFeRK+a#p2OUMLj?cXXPg48;CtAq$niZ^vmT)W|5)WLkjO+^`Dg3~Cz61Zv~?3~DCT z#PbQKolq0c!D$uF8PwXpRX8WCrX^v5v@*(Q6epZUMujFbkbzt+u9m1Gn1kHHr6eJ@ zpaNOQtB^sCtka819`XuK1D$%9A4)~8`Xd)z4yCQvnDo5$21+M; zlaE%jrW3Las10KnDwvbrbgL$%x1qwF2Gh+ObOLF@7XS*zj^U6otUW=GEf^pKbtM!I zc-in^IOqqjwf?n3DhTg;kNbRY814@TKHSpkYrCT!gp^k0OYQs{pZX8LNu$3~URsr2 z)ersODaYUL^vWo`2WRhakWr&W8@@VvW$;>m-l0D{aDK0!?((pPQ~jM8eZ=b zMxT_#E4`*FUhnDx-b}@tsd&9>>4(F?EwB81c>C_+-ss(o`S9VL!=(B+sUG;R=D39M z@ni#`0W3IW=5PPF`@Wwy++;$tcQU7D1@*|e3B6fEJ$gL>`W*`$b)ix{dc871UFxVy z9kut$AVFQ}s4E?{*AKg^Uu`uvd-ZN=_RW(tDz{tB%_{2Df2-5fH z`_JfAlMh;zUNz~scc2M}wCb4sGr+eBO`2fbJJ94pS~Z$9sgQ5|LP4vKV)5q<=b%<# z`thbU(B^bgpi`-rlH+y$Y{nKwr7(OO%780yPH2NIa7<_g7dj<0gK3=bx)Ac|p>c8q zE<8IElxcdlA$6XvAp;Y%0kdE;Owo+bFh>GtnIzz}Svu5eU#6MTYF}mmEsMT^@VX{z z2!Hx)1ECK@*$Z4_2om9SMP>}4+Lucxozy_>%La{(WnI#ulv>P~Hh_9!`AuM3|0XCa zk%5w$9U8Ut)efMALan4`8(FBN<_%a==N2F%3-{olm4P~Sn@SaB-+t!G7NpnNcmpz^ zv|Bg>+Pi^N@@7|hR}yG%Kw9ZkQfj+6OFmsqK-wfk zuhO}K)GQ%_)jE2sga}S6@2wJI;?Y#l;;(hv=FtplqH+QaId!v$&Y%`^H$j?&X@ay9 zYGstRMS6u%R$+otZL8-EtR}gekXjjKl)DM1kx{0}v;a|k5soirF`7Y5b3TFEgmVTp zlWOAmgwsx_iRa+73g--J?cXY#6IPROPLNhc8HIDgX=GGrGW9B*wL)5gsZf>9Hm*Ph zf#rN%QRBa$U>l!)Snw*Oze?vSq=C*r%0WLcxb9DiG%TvWf(wfC3>Q}V6UnmcY~+D1OkJq(=dxd|@Mj0gMjhw^)F~B0 ztNxTjC2NR~H48>5!QdpQr=d_pV?!wU9LhZh*9QSmjUWIz4+TISLLlwT_aOpQ3m3eV zL_|Tom1GSN5?t+8k_pEqjqE>bxeFKekk%K3sOPtLkg9XBqA-vsU3V%B*#p$lvjHZQ zXWqVQ#75nek+$?~fU)&x=Uh@)}(@tGo@V+tL*m1*K^MgDK_hu1ymdPAFfZ3?+EBA&uiU z3PmuPyxp~J+!mpj(!-{aOpqqA6-YBmlTZjobJr&3gmcJieov6b&W)BrP#VV_@YS}7 zw2j*!6jPp6Pad!OogppEnIHph*=#CiNGq8ZHclALL|WJg#!$$9$swannQ&S;WD~Rr zrIAB6L7OnzIAobY0}M&PP{wG*>KW29&l9AH)ib1(Obe?gjAkM&tOlb|7-vXh=ZKhb zJT_sRIyYl96KUg6UGR3DTvxiA%|EY0}zaQUU;kP zFpX+f7)(<27T~?41PvO#0t?B-3>K8!6_|;%kj&1wY=niTNN^dHc?D+a)1byPwvfj* zLs^&+UP@+M24<)eWJm&s?iZX?C~#174HL`&tM>~|ST;%BU<|#1R5`GQGNTJ(v*do) zR|l%;&^3^Wv_Rr_b8VmrSt#wh#%4vP^DL0_6>ZklG^n7V zOHq%dD5p~7V2RSBawbJRk|K@%MdCndQqH5O$5GVNDAK6*>G%4SqbLV{l|JyEs=IgK zU+@mP?|b!3KX!fp!_Iqhk>l7|oNLeC&Jez???1eAr@!|bceVD1-lM?0ADK7~j$#3Q z2sR)ZK=E;+ygeu=1R{VTKm-`PuI$`{3$$l}_DX9{U1*FGgfd2H*T*tmcCbPVbk+oV`L;H3%vU%|40O1)+PnOQ*v@t8UT$biV}!f(h~ zJTTC_c;K~|TZrl)K_LKV89G40VF42!7C^ya0TUcnkeU=33X>Ct$Smvu$b>04bPxrH z9z;@GNCqfOGC)Cc0sxx$rOb4Z$?L`%l+1t_1Xax^pb!=d5@5n;ROu5^0#ZJMsMbwD z0))W5AX9(|5etYaQcwa&h}cjsGM>;30u!PHkPsyy6tb{{C;=wajlca~N9Blj?(X@8 z{od@V`9GbUET!4yxKK(v-htLE3%Bp<2M2eOLb=9fZdbqdd!Ws5#cR{+ys*YnfwVT6Gv;x`@7aB8;?@7o3p zoN2t5aH-D0Ex-_g7Pf%S!j%n}ug}Bw&b{t?-qzb64z~`xG1wu^4@km$KUXcrq2FRW zd~mR6x=vm?4~+67{~G%nw+{xcAn_6Rv0U__HG1V&zVsSnY4k?@A8TDI*%ZF>cc}NL zU26nd?OLO$*~=lhP6_jJe)9a~*~#&*euOa1FgZ?2W*_I}fA%?~_`C1!e6PQAX9z;*0KBmMkpj_oA5IB3KN&!1-#@sY zX`(xP*mTP0>)g7(`}M;>DumX9#^UkzcuzGsw+@q7K~8hRGzB2kW~Fg{fL;Tb_B8yQ zk>{S&&o_@cX*dK(!@~PZ%ICUmy1mL4`w^@z;`9UDX%4#&G%c9`6cV|`P+K zZQ0;!ZP}n%TQ+FcmJOOU-P>GZC|4o+8F&e10a9T;))TBcx??hg;aM86~}Eo=kM ziqFCi&{_ClK{f9IgxN7~1DN0}q=jJuLMxn~ll?kP6Py8;ptFIQphBW3WQApah6)Lo zK!u4yhb$um%s{(AZ=nh(1MPznr2P6Y1W)*nl-8Y^TUBZ z_PcT88^8PL#bfu0cQb2h^(M8Y)tAntEmiTRpXlFuv*m(W=`~Y(&D37APjt-QoH;aU zZMjNQuF{mNH07V@{d#u}pjd13Zu9Y-w`7nu?`H2O=SPoTES|i4`snEN?ASMdGt~LZ zM`st0UU=nW2g*BRGt{RiXBWq>1E^*oFDJJ#c`1MOG$c;#o05h{qZxk`T48YdhY@d;vYl;rcv=yYdk;GS})GER;BIaRB6<@yimUL zH61;AdGYG(IH&<@xR4H9f%9s?8ZMv*yI@{T*ah>B_1O;>k54{L;j|)@cH8g7+nSqilNJ$o^#6O3t(G&(siXbILm=f<=vf_zha)NUco|@3i z7$zn-FX3qk&5B`Cf^!m{lF*D)VbQ2Ul2HW(!|N*`7pzL&Rc&tmfp@i?+r1{?^u?2t zr@q$5M@K;u{rKqQ?D+iHy9zu$dcJt{_)~uu&ljIOI`2ew(eXTbb#{98$S;9YXDcAD zzq1YGbw{> zk)tmpqs};~Bu%X@zQvK{x0SeMBKqi_Vf9e+gCnUCrp8!KV zm2L&lM4teLY4nCaE81QjA9)>%70AVf4uQAD9doHFo->R-fxu`l0!-8Z^V$TYQge=x z=C*;beOUwU0cq+u2;_{!0cWF404==+VNxSyz}YAhKufP0%;WRLC#d#$Kyv_ieDdVU z;`Ej3P5}1o@kJQds>hI1A?QrBO;D&3W*{)w6{G>`__Ykgh;jxtVl@*gSam}+aY!tY zh36Ao5Z@~k%eA3C4SA(c7Xi2Q>B8WbPC!A&bcWK&r86DC2B2q%0j$ue*~5Ia=K@@feI2YxWdE>l#Q;i*Se-H?6z)0+Gq?rt`knxa}|h? z>nbn--}ULj;JmJZ0+MKOUnfjK|8<7arEu+-h8Fgxi#4RdP;EeMeTSh8UhGVu#f`m$ zG<6&XGI+9cpB7j464KPM3WPgk@n)X_XK`l*F6_@vP_vsF6spNzR} z{aRtPIkjt~VXt-@(oSsHubuH49NR6xFb6EIEeKT+(;B^P)Xc5+HT^lAOBio1_~h~9 zGd}_vy#zcye)i}`S{dlc1mXRjiU6&i;6&P$f`XH0-YwRX7v3tFlhaU!djim6i3#9| za^vyb2N2#}>otV)Ps^$o|J1Aif*68C_#K|9i%`_G2GXOZ4U|_L)(|>CIBJ^k%wTGe zu>&{xhXF>caRO_hk%Wt~@37sw4V|S=H5S?GG8l_og*A0<0n%aCvB=_y|LLSzceWq{ z8n6W!P=zhXfGBJrS#^ygI`@|WTp7{1|B)!o|lNE%TcV5AecQ&d13N9$lGhA5dS8yRAnZbfmJcAjD3(l5c zvuODW&eW|%zh`_w<(|PzJTa*CjLpImeXc_L6O+8nKmnx>?N6*R>H8BKD4p!^JOdG! z;qcrB{fVIa8l1_Xv%1+dQM2X~+cuy9-mR*W!cf6&lTEj3`Oh{~xYOWn$OfHS*|QC$ zc1q4axEmtKl#I7Db6{QV=6InSe(#yEDMR8#eSUoQ_}Gj2H!rAse(62#^TXrgm&a#5 z+|uf6d#0Q`d8QqNq)|EfC9VE0wS$m+shy6Snl;Qyo4-jNi82uHq1tDUmGgfzsvY{z z|M8`N5Z;zo7n}=GTfOx_&-hmP(y4geLc{A_XX%sDHl^28#hWT$W-8uH#p_-0pC6w+ z^~%WelNXEACti#4{MECIqePR$)AY60vvR|ge5+h>H8*>0!rbgt?WtKKOu6PtzE$qInwwR^ zl$);Ruf3WvHGAnkJ=26lTKyAAtAbaPkkd2e{<9a->SqS6O0Sx9oStdIA+0)Qzi9BS zLX##Kr)Qd6NUKJZCKd9nUnpqxQ9L=>%Hg`HU8y{n+O-ts8o+CDR{;LZ#Tq~zg0cy- z`aVQ}*SJpK2PzKMFlxcU21p%=Qlvd02v!?xL+M$(E08K#>q-NE{lFHsP=WMSP)pBR z>B2U?efm~Q9(RyhC^W!m#SmNlg=!(Lf?9euz^EXb`T}KVbfRku&}%5K0_w`Sg;Cei z4WN?u+3i}%|6Bz$(x~Kvb}(9)t#4g!qnjX26bhtwDZh%+G=YNA+_h-}^_|FFBDFN( zRY>EwjY1(*8pmxE3VoSgN%vI7U>eB;X`)ad%_vPmp;kL=&x-(>ghH=%*hOg-3c+a{ zw^1krqmkuCp|CJ#st53w3T-iGhO|&PK?dBiStMsjgF%}BE#fl)nu#=WNZWGQ<&aT) zpik}Z5ylD7$RV3BP8e+*3e2Eh#jsL6L--S_Vc5dtFJagM(kmFQ0)|)- zu3xxhi51YGs4+GGQ%4=hl}u<0~#OmrL0Mw?dcu#GK9e&C4c23M#iVh7OD zs|I5zh>-r|tfYF2$r?z%n`9eGUw(EDX9fl!w{z&{CpY~Dj!*8w1t|<2o}AHX)O+`Y z<YU25X(@v;~=isyo=L~A?ABnRL$|#&u|8|^qLXC_H zO=dWmFKQmn=C7gr$NlE8YsRIg0@k>~3H=?&AV+K|{cW5EI@P4U;0k5+1x8Z57S&(D z1*K$$3(N8fE+ix~SWt>*Fe7on*%E9PEnmTzy0z%{j4$Z#&0r>;7}lH_n}sL(Tp6})ryx1D3s@)fP#ts8A>NRJkMbdBRsc3lO1$lgEJWnc-QIqP{#klb~)s1RM$uY zd73p?U@q7iFl7B_0wtSo8%ikezrh!#&XD<^u~}08myo88RUl*b|H731pP<6|{|#7R ztupTbtPzH{0A@(T9>5l0m`cko00`BI&>FpM+SP}r%GHObfvXFrcIE2Ashv0H{F@ij z!G(t5<%M?Q?Ud$Myw>S?G*3O7q8?3APNvA=67Mla^<0X2EJZn$A_q&99+fjG>X8&_ z^sn+~N|SOPMLmw9o<@;IwNL-Dt{g=<^LtNc-cxm_XMTU>?C3{canp}ozkGh=J-Ntn z>@3c;XK!Z+U)L{RJ$v@}^tWGV?XSFBRlFaWI1Y~Diue$0Ks12jb)uXA7Zd^!zz`q; z3|6MQQGw}P7pc5lDDCt|uVsXxEI{d$aWdoIZ%>Xj9f(qg>bq0_Dkv9n2kh3^9(7ZVJTFfm(b&#MCfU^u8 zpy0582@eaP;IM!R4l77aiVTIx2}5KS_5ftU6dXE;f{lb1ayK4SVCnrm3b~!GT(k|YI z(ku(NulfA!8Cs|}E0@(wpL=7)sa5IuD9|fXte)>I(Fz`hDrsEk-?e^76+kk;HjrS5R)j7BY7$VTZ7SLI^ zvH|n;dGX1!(zr}cUeztgYbR;jG2S)j+e~ta^ zle1&4An_6RTJ8hFV4j~me|bhe=F_9o=PyrR9KX0YzrpY3)b8}=G}Nwtp6SiG-W(vk z)W5Fu=2~g~ zy2sBS9Vwr$lf(Y**Du?s5Lyo!i=Ui4IaN*0(~BflkkgznO#ukCS!tAagGuH4M?Swt zq_?Y|Z(b$Ra0rlwg$IO`&vn~$vPyUQ5v*>K^aDJ5baC_pO$R0bg+#9R)0Pdn{ZIc| zTQ>MwTQ+FcmJOPHd7t)k!w`Wk zwB~7-OQA3@fESt^p6aS_dZt<;*-cUiJ5yaB*%;D3)+AUi>C(Q{q;USplmu#DbZNORa zS@;1u3qLHV<|KBQ9djPr1ZN>F3=+6{UORX`bNH*_Z>G|UcQA(0ml6IBL8bAmf4ep8M+45iPYo*80&d8|4> z0#F2obWZ((PDF4L&O=174W)H4=jRk&k)rdro^!3Y(kh8{%|9hMKBcb}6t8}ubU^-4 zPiRPj(U1J%>_lmOr902B1Ku<3nwrt9&YZL>#L=uxE6th8d)i09&z4FJpZAQ0j`(fzgG>+;rqvyiqQ4^0NY^+>S71h|(^*$WD zVeEXF)@hdXO%pX)Q!`{YM78USC@s6Ds+fVext@;8wuoc8ijuhLA{ZYtCrJV8Tg0Wv z$7I;6 z=i0b#+o1(4M>3P7ZKEy&QP!1Z)C^S;mGL-KY3xQC87%Xa3nsP4tqrA1$t#hB(X>MkN(4lJa7)Vdf37A}q2gw?)tm_p2D z(`aMKVsO`#;17qxP`a@k260o&j*q$H9(gHi*Wki*4lTi5K}(8gkVUTQ@(#b~S~@PujAgdK zBqZntlgzSM)eqPvz1Ph&_Dr1pV zSr@1MnD-3ii#J1MJ63%hJ6upPLm6Im-7?u-T(wO~u+=7eNuSyNm2Ee)BRw%uNFNS7 zmT*k5AuV0IGU@v3F}z8YmyNh5d7R;pNu0<)VL+ZYwabU3&aQ{mL)u8Jl1AOwVe6O(br~n)HF^7K&FY#DU6i2KC=&rkMR>sq+u#-_iR(v+m%e!6>iRNsBjIpL zAB;FdpNcpoVC++jOyBh7^{~3m+qO%pIO@yU1!YA_dKf^Qg@9G<*zVpzkQF&mLq}c$Ru=^>3aln*C-dfT@rvuoQzRr}`WF9%Y#_cW1`FS#j-!M`Ma>#f zCjIq9?fID214&NYmjZQaQ+(AJhqa1bTjA=)dq#9-scw^M97y~`aoOQUjl^qpQdbfA z%e)+lrf;q(Y9}L96lIx{5h1xsiUxHeXr|+)D(bpPSQoEFo#M2>|0i`hHsW-V2_pSQ z4i1+nPluMAa&}F^m9<@&B_z3JG0YskNEPE_c2$|BWg1K9a4jRQOZ@!-&o?K3%6iPO zs}ZSATTY5w@vfnUO(jv9EJ`GE8 z#ex*Yecbc|94M>39Dy%7RXpTf>WEpRu_uF{^;mP#R;YWMq{PJhYd58ehqy265l5L& zopDqdD|`#T-#!5Xep))R34=aD9BD*^H6uPL$zHSR5{vJ8Ju*|o z6&^$p^;soZ%e;*U_@v{kZz@(i*Y7oTW=ojFBw%VH$kJgB@gvFR4P_i*^~<3qRv4P= z>9`(IlA3H;+Bd9rvU64EV@Ea*e}?qTh#}sG)nBx*5)D^5sZ>NX!>eXHgGDi6HEx_E zS2mJ%g)ujlZJM;KVx$3xs1Vj%f@6f$xwfqn=bAW`)Q9o6kFYi_b7`OB91S?YxWnv< zvF#U)Rgv^~!hJtpkNb`3PT5{WQeyUV5Kz(-SX!7g)+4(>Y&~3$WyRg>*|x+N!$p&z z5}z<8eZhLtk7GeBo$ciXf6+3--XM&rNhr7+EiQ=>nqfq@$PT3?JHMo8L}v0n!J8*C z?K%STtU&fFcG)5_`lV}1*=c1Q*55udGqkQM#pkIyau8V>CrE2nA-s82CoyTK@p>XB z@`9K!ws%t$LNXu(FmcYd3AwU7Z8J7GuSZy2$F_OTzGYmElJlw2;}N?)vO*{AnAhyW z?PF)mmbI?jP$#mAb!5UMy~K6^iyzz6Y=sgw4bwL37oQJ6DXW1R0jdnxyT>@NaXXT@ z!zR>iS|%wYzm^gA=)UVP362D}1TX^$eiE$(mJpe1tGc+J=r}=$$n#5DS-fi2Eu!O; zY;@9QNju~?^n2L_^Bh;K2=&0`Zqbbrz>JKzV7E1oi>50JR@3X+*BE1RrX6X-vV+wn z3lo!DMC`;DBwpDMxTXN6Y=$ls{i*A5GI6W|q_SD~*!4_Ead+eOgyqRl44v%oI;sV5 zRH!(>i+2$LMc$B(9@_kR(rZnfH|$HWg(Q^{7;<*8h7zx}EYYu`=$rg{ELVa&)g-K= z+)0%U8w7Mr&ZlSWB-cp$%cjaTq+Xa${9wulhAJ0zDx_cnjV^J}DhhwdWna&T*`7mh z*p*>33w3fid!*gqBBGa3Hb;}XyPjB)>M5dOHmuURK$iI{n`Z2s5U;SHkL(N-dkNP! zmI-;Pvcvkbx5Pr*4lFx8aX+;*}LZ2yoA>A=2GEB?oF zWDlsPW{IS!H~|#ouu+4XQYA!Pc{{kiCZ~6EnKn(@5+#!x!Np^HowckWImDh%Rbu&? zAz|sX{`PTGY#Awf{>F`ERZzty+25p)YPmw@uA(x5yaIb`ZJENj&u{z^zxxOG?l1b| zPsc~kPoDkg{)cxTJwN`{M@MH)8s#?u+<(N~fQ!RNXHSnWe)arEFD`y?e138+&Frg< zB=?6v$N_GRZ7 zt>_7nak|r%71e}_%{7VzSu7|?VS{l@Q0i8S5b(hIwk|3JYMRWWrJ4JPh^Z`&iTcsf zwiOTPa%n3g0`y|ZPKP0I2J~N8+8i=K|GlMcu>tg7UD~$x0R1>xt6|Q;{DaGe!j)LE2OWFPlDj}XYU0o& zP8_gZ-=(u;rDDelHsK1&Ajqgw`iBs*NfpT+C6Ni$aoJ43H<$Q}9kEa&4i#Q328t{i znV=K|b;)K67Hy*STT5HwoMGKrvZflck$@g9Z50E6ezLR``T_cQY0JX``rj^X84^JM zo27020`%+1tEHY4(0>+#ZK>J;^tYC_#2KLf0ksL1ARf?vcWHAr0sTu9wOYJ1K>sy3 zVA&G~^xt7^!PiR2PmN5|aW5NZMXFE4HTS%Cgq%ed~Uw2*B@ z%C2QOrh1549Hy8p0xIaK=bA0yuyoXt<*Z1Q>5*E>a;o+yza%l4jcuIZ3J`}(6Z>bD zq;DuRAk#2X7LI)-8m=-TQ>k!Da=iJpo8`UZy0zf7pe=ae9X>YLC%}v+4&H`&o6Dobnx}=(zf{m=)3|IyM`KLO}}wX~(r0R0b_wsH_a{}UV%OC1HE|Mk*VU=8SR zFKs2!fPPL5oh4NT=s&l#)wBcpVrffq0{ZVSZ3!Ge|0Qu94Bkb&ep)}<}U zlaREMY%9NfnX?Z*qTwV`sEfrtqN=7QaLjv(HfyqH&dpfAyX1&QLJf05bwAlf5)woY z6!PZv9z5Lf`DH)9^wP^FDz{vWq|(P z(zbUG=wBt~wiFry`kyUrRj&hako;wOkN&BO$7+$*Cl(6#QKb$@SHk6OlTR` z1L`+BZEt>iQ|KCg|9}456Met%{r`_s1^9zQF2@K)NszjXlp*CDSl)`06)>`BFw$?L zy0JCbsr5=q?8dsU|9k4|XaCk;qmJBB4lO5N+j6QSr>M2T2t+9UNHHKsKwIp_Td_^( zzIpSK`4iUNKW;85#wjU$hm)1;p2G`Hb7e=lI_itC!(sORM>ZqCRV#2X4vxz#LB+6|R~M(xPcKeBJ^prgdiw0()r%L$XKr_R^WXlSCB+LZAzmA?>&lFk zk_+afqii&j(GlY>CUseo!%a%oP%3Kx8=;JU2VJcug!c1`xX9@6c%ADmM(@7xQqZllAtTX&0 zLf)hiCmD#<`vOIgas)OHC^?bO8#$JPcF3Aha%4sJ%NPTT8DPvp$1)a2L`O0NP7Aah zb?m59&IT%nhDz2K@?$M0aN>->yd`npvkX;iwMOVcUQyYSCr(Dnu@cg6_$fq6OgFN{ z9u5;vQX%eojva95127i2hMj44rDHi}!C`QsJ9a-Pz9cz2Hhd^Gr_`+Vg!2S-J=@qB zTh}bUHHij}^Ma9cD5G?m*1eo2!N{dja@VC&TEp_s_8A8>vJyv&HG0X(7YX;-yu{&? z5LA*IC#Ij}NEr-t49K#scC6)@SJP}1e!1_*h?MF_+ zv9lL9jD?~>Bt2_MWZ(g?0i8AZfN3H@A{!p$h^gwL#FX48u22f1 zhE0%&%4W0;G_@e{wf|{r=hMw^t~?{o%>8lZ!`ZKid9R_tt;?_6H}?!SS!Ad#$0ursl%frIm@cX zzPtobtP6xsMT}!hh2Yvtdn>2x6Sc!v{$l^~Et2$BNAxXl*CBE5K9G0+^6hfC>%DnY z(jyDow7ebrmnG#y<79~NK;=5Tfg^{B;{{avdvu0 z68&QBgC9(7D8z278PZG~Og1_M!QOKkOJ8;)w z8QvZVo3wO`*tcW3Zf%5spF)fL7Qy&3mzMYBXo;@(+|jtRWkII@v}^Obe>u;{o9odw zMjy}$U&|FfU7&2Rpx_nQ1(lTBMdc00Gd zB*}l zwJgAHwtidzdB?zqa#HGeI37nyoE#9~%8QmVS?;`LQ=Ows>}v1fE`95NVln&4N#nmG z&p4{dP1#(B!U1*mOJga}lRwzBWQU&fn`5y@QuynCnaYqqJf8j3tVcgJ1O19w?*-(&fT$;Ae`@@?_nM$-f>@Yu-oNwk*6q8C;ql26PF8YCwB!h4#I0al_P|2} z+(5^RF? zxLiYq`QTkJE}AXmM%(q9&sUy;p8mRSV;oD~^WxD!E_2{oU^b07&g z9H4I6hFU&Za%)0aw7hP?sbpp};S6!hQD=E}LGEmHa<#y;-!%c7ZaBU1{r~fS{{wzY z&L&q}-Pg&T0&McAmV%pTW}^&DsKMh=nz#tT?HN6n#sUKrwn}@ zpO|A)T+5wL_d?edH@&2sg6G0r?i}C=SvgG3X?I>eh>Mc`b2noc(gaN51$CIK!wEI<-xmH5nUQFn6$nv3a+r6V=bD*DVgdmmc=;f}TDsnAn=XoERJ5A=BMLF>f z;YbxPY7BBo9y-Gbey%^@-hSTE<{cfLe_L~IKmE%q@*^(cwt{-PEK%imVu#+Hzr3sd+1dOq`p0Xs-1blUuyb-nBR6-D*_NxcoRj)G>hAja_EC`U zr+>BwYA2d+E{#`LzhD10{+e9aV|f8s82pC**_=}ObVr20RQ==9Y3|KuJ>k+r90uOk zmMe96ACqe%xw@AtW8}4_9eQ{E@~--4XS48&pSXUwLh_;m$MnRvk=tRofk*CT$GgGn z;nF?vyX?zk$rI5ycDzkB%2iK1$w^fwH#G9BJJ%0!&Ds3$@|pnii!)#6Y9$`*!~5g@ z0C`HL;Z>swub=br-1*4nLWg~TR<2{>rEi`T?78ZKb((dx#*gOJ2s}|F=-0(wv2)7O<+%TMSAvg~_yi0s?^!)LHNZ%Kul;tKy`I~=xGwG|3rYU(N zPT_%Vyj!kWuH`OW9^>YwoigEwWy(u7PA&pVy!y%W;5f-V{>ex3Ry8*_nD4t6Vrl ze2{14-k|%9e}D^J-VizC!}H_{F)FDMGA7u=l7j%ejLaKxNa-BAtTpUgd$4^La54^i z7-cu|5H%O*;S6FvcMP1I zON9MIHLGh)MSw;)*8Sakya+ZsgtJFP-N;2QU20(vg7T+O0oys>MnUHT!}Vk z>F;?}C?_)KRaTNhZ_xe5KfJ3>+S&dtI>}{$_$4?oa#bOALM~!#xM-ADh)KgaN>o?J zU-s5Xo=-`*(0}0CY~EGE0?Cz&WYiK~k|zI?r}?HiUI66&4{o=-PMx%~{hf4D;v9K|h&$XdJ90N`%WeqS zw|nvwbk3cyWV_|=)uQK>q*yLLmIuGGjMvw=Z(r^yFH7D7MRM*1=|DrAjY@mj8EST>+lBunJiC0FLlh2kA=gwN6KQ9)$bR znUU);>=SWxTq(`{!(4&P0}2>2?l9(>Qx=Pi>)Cmehdj`RNkklbC|BOGb(nC}I*Vm< zPhS7vMGtN~#*LEgD;|q@zguG3t$ahaIX`XX?HkIKn^rCnrH#~nS<030!U?aru(Wbj zI&p=(T%1wpz+LNH#?KQ`JZkV`Dwmy+@1$JhP%G{mh&Vyd0D9i1tx~QA<$j$wX3I2f zq{eCf?WbJ48K3jm3gJA_2@VkXVAP6DPF`{3y?EY{=`UBV_gf)*tz35AzM)(;?@=cF zOII$OvYKnGJDeSPdXR)NdkgZMns}@o;vCqL954b9n8m4e9>ZVvO^e|`m=j*NqiVC+ z%965gkW^gk$TQ8nmnTn#P&&beBKxHon!~dmY^h}k{=7jUs`{;cgmgv!KA{5d*>^nt zfvMx6d3+A)1bNA+q$-a`K}cgdSI#H(!M&eywY;aowe!@Cjql`0q$E<{tu1ykc+_ilfLisB1>Ir|yaZ~!S6FBUzYIc!bsoHe}4m?mz9$Ov~>*OtzlEL!& z7O!OU?w4bGv!i1E-2#U^<>57oucD+X1-&fs@|IA|3vEeOaL~Gz_uUeBtAVn4o>*-v2w3vsTt|e!``$cHDcAt3`76E#Mc8eJFDAarzJbH}k2ZS@ ztJ7DP!Nc1RaQtXzpJ9Duiv^okjj(K4RFe3FKzWT)UTLdSwu`y2I-ZU#SRHuAD-W)* z!!QhzS7a(keek$E5AtEmU~MCH8=C_h2gCh)2ZzKFyck>%$)s}71^1X zkcaz)9kh~x;9YJx*ig$S%f2h9RwwPpz6eeougKxvVU5d_cLhnd#yrTplB)Mx4yvp3 zmNOhk;2sRd2+!u@kN?bnIn_lOHHnYb{?0F>B{$wueIzV~;n)i{X zjXWeP;aO6wL!NMc1kYj18c+1@5YJgYVrve3;c^2?a3P+@h?yCCYBdRO*$~9@xIDwL zQmAk3!ReXJ`;|f^Y)bOXxEz3ydZ?HxMz$z8?35R58IoTi9k4dPL>qgkARFSG8DV3B zmqNw-@?cXv$oU$!W_kOzQ>hQz}HS zyu(U)GbWu%T{44s3nTAq7A24VZU^>Xs0!LS{VpmGHdvZUx)EOzMK`OA;73feh6%QHUU z7k`+8RJvn7l&fz!$4df@8=R^v<&1Nkl3=H%pp;jcHw5gl$uY>GNnTYZ5h3+Zr21Gk z*+bzp#@JQ7Zb%sxUb7>0pI2;h)Ey@vGE(AFMo>q*x!ks52&t)-kcN$zQQkP^^ahDO zB1n098DE1?pd@hQB&Te~7-JP~x?1mTTnSNF!Y}tXJ^@aKzTVcjj7%yngKx+aMJaox zhz(~sdDs~bD&?tY3OIOd83Shx36^*cH5)a&P+kz+Q4z)KnGGjZ$zY~ra;fbeV8Rrc z^tTU&?(p8h_X$j3EG17c3nK7GG9F#8Vh~^kn*xu7x6t2pgTsbec*AQbJ@>e?SIukZ z_*)rsIi-o1J*f{L^C6yZc^BaKwNOf8XcL%--0i{F;rIXM%SlD2I;iiOwS{k_r%NAb zlJ_6u1i3x>;Ajuez>~A*$T+b$YJ}Pohj4=gCkZKTnl_Pzo|&ekO_LEYVs|M!%qjb0 z6Lci>;Al{nm*^aOiF2%RsUqLngNYLZ`D34r4PI}~IquQ%o_s00Ke!~+J;|H)yvaO} zYv`KI7BPO#K1wxIY1zwB4qm+{t4o@K91^O{nY$z|c{1LuJ*fAghRx3rL0Xn(zP_PU zwv|f6NP7C>l*+n{P@5Z9Ro|1=BEQN;p<_Rw8OZ8&BS%2le`h&i$^8P9%FM)fQ7S5+ zlZr!+YBzT|}fQxX*km5d& zKIM=6@_6CiSMFRyMpVNDtH#h4cv25>r7z5%}hx{$yrrU@O8N- zA)67rn?yMk&vxdL0C7ZA6}KJ9UI52P>V`d@J&LMih_g6J8pecLKH+!@yD@V24@(N- zL>`O!)PjOG&eHTj^F^-xp2P*Bn5WNVm1PZ(LwJS9yVqYu^4blVqdh<09~vPsGON%nx9WW45)Rw8kE(KLlNVc*Vxm#r*dkmk5$m?X_g17hE5ASx7 zq8N3eIV*$T&^?jT46_C@g9T!RUBc*oSQ99yH?x@?&U*1Xg z%q(8%-gWFd6t3m4F69Q?0ZKSf%ceS4l2W>u5s0^3Q@eV7UTD}W9!UzeP-T-~kXnQ+ zC;ve$G+U8)72F`zXL*T=F8iLt137m`S3`=8C^_xPp$rIUxW;spb5_&giX?Te<4r&e zh~z0H!`%?|MV!K}GiuoiBExrxN1mOZz7dbaoTA|(-fX=A@!h}i|NPEoviV@*#2c4K zap{(n9boIo@<1SaEp^FG0`&+Z_nmTBb=;#kX~_+tj!UyJYbCOnHOxzs$FN1N<*bQE zh&opB$ejoGWDkPtz_nsmY#HZNs%k?G?9Cj6P|D}jg&qQU4eA*thMAIcj(>u3jrJ#%%&6; zMkGLx$d3EmI8DYuFG?VWp1lnIwvI*l({zKAm1h1)R@J1|fOEi!%EX>)1PT7-hCyyjCLqU<;fI3>+?JhF%G4IIyi+y9@vyZM#u zyzj)`q)1toW!VYxGC>BItP(lEHR@E|dRt^L^=dJ&6hds<@`}@hqkv`USpq_UZ!BpT*g$ zZ_Cd&6kJ0&o-~>1u%T8qH}v5`zkPydsC(KR<|8prU-<0RFL8JDUPnGM94*$Xby(9P zdhU7>PfeCdrC>Z?ZD*iR`=;Z0`N*K5*07EC{A_ATr$`LTrN+l(GZ{Av5E82(8>|yZaIwp#*;RN9Qd&4{5QO%4?_L-&}&$6CxpArFF8poLLxI%D!IoWnOYt zUXm?%#scr_MPD8NlhP-tJW8J9-o)iAPsB#$Fnoc$q~1OQ84fpNGR;fuOWA&KlPTSj z@&;X9ivqR>RPf)<4?FttNMFO{V%{)x1ILj~QaPBXoh^1)YI7rmg+jLPlf2)bD8o1E z_i}qw&dN_#+J`XQ;+GAbn@g-Fl`u_?EkWDSU_6~D+#cp9^=I&Mjp~9S3zZcej}6q= zEQB}Aw~Zo{V({=9_3@>E?fGZ0et~bF!78tp?R2z_@AM36Mw$h~gVS9RDl`#d%UGEv zW3Mze2L8)Ie)3AsVEs~eNARpOIM2A=v@-y$ok1d5#ImDp(HMb*qGH08P^EpH=Le&! z30}YvBTeegQjF8XToK1qAEetql=1ET;Frj&^Uq-Y0^d4=bpdLg`s+S}wc*$syTuIG zIh2CY1{+sot?Eqgh;=vCX}BD$MyYxq{obR0`67O>eyO{o@;dUBnNqy*eDDO5aJM;b zF{QYGs@rTZ56?Vmv-=-#2A&J*atl^#Z5F!pk#`N$3mWtD^iMKHuuoWi zKmXj12%H`$+5YwZk>~QPMW3$ZEu!=3Xr@>qg;J6A{aT9sVo_rJaVT}etK+uVe<0qDjy1_eL6%m_MA zH!4*T*+|l7W}RM^9@e-a|D|@D6mlsmUv2ccO@6u@Uq9^JC*xfA(XRcfnVcIsR7%5T z;s@b^l#_JN1%r6;cG`HJRB2A~jC|JkLW(K%9LcTBd9&|E3w#gVCJ!{1@qx3Y0Zz>{ zOdaKBM^g%BV(T^Z1Bx>~@7=mL6TbM3mlfB7=cdZ~Z;>Q5HW zKKRkY7lw0w{ERB^^6Ezq{`lb&6Lj|iy+8R$?Q;KQ^Z3QX7oQwz`_?_qpZxB_A3S^T z%sYKo-R}I!?>+Z(-=XaAllShIp*HWV-fx=8h3iietHg#3+$XUyweK&!xBB)w_f>{|?|U1q zwlmB{dyA3rQxuGjAyxA9wrKe+gBRH1C9Y_WLlegOoiVayMImmx0VrS;#W0OQ5p%6` z3!?VAoNghh`To54UlGp(XC`aD* z1;26du=9^+Jn%7)JVu8gKwCoeuSIV{0uNyjS2H4mNXVwO&ikJ#K+~c`^|t>s_B~_o zL?`u(wOKa0CWS~iD?l`MQ3j=9G?<4q(+mu~8#g8*%{PpomWP;|c-2BvLoZyK zw+w5>fEFMpq{$$9SE~j6)=!kDEil*kw!MHkQo@C0~;XFg*pH z@}-ds)ppl-Vy>6Id10cgwI%3t*+A$gk14M&o64WkRIUuBn?cQT-}c>=kMr=z?1-mS z?9P*JAhSROxNxI?ARM&)LWHxjJ)+A7X5h&rf25fFax2y zNRW#f`)0nxt6!wg14bLbW_calz^e?V>-KN^6Uv|9nltPk09>(MU@M{1DI1u0y4em% zqLUH}T=Se@+5maA2o;x=aM4->2D@P2Q0Nw>A2y@QXnlKONne`(G%``43}3n&HO%Q4 zVAQO(^%y)@G#b^6?Kn+Z6`3JMn}FX$MX?)}gdaCGe|x}SmQO6v!Hs?O<{A5HAM@Tm z;y;`4oLIc}VWR*8FPtWI+Upc#6>%bNka(N-$ZP*ozespq=Y`7mwST;h{o?T<%cm)r z;TPuJ$}SLnFPafiJK7W}n4Y;`)@wr68nUL}aITt;Fx2+qN=~&_HuZmPBGv7e8xe0^ zJv9sROBwKg?%V%`4){O!UH{?+{O8^BFF?RQ+$;^WFu~3+tTdn~F)a<=5__8s01UO( z3E@sg1Tp2(OZe+cewz6~eM!-K2ph&&1Y+j0$4a zj8lt8xiWTDXg z2LXTG<~{i-hXH@x=05o`Hv;~;{U2|6BQSf*BG&Xb^VWlS`R6F$$L?Be24ekz-kiE< zI$}Y9n>)T385(9x&}*)q*X`e|VE1|x8%95R7+M-aO$robJ#;89)(RiOa0Q!50)EX? z8WxwRG6FF7rW2_WqWqvLX=2iNyjdg7oRb%j5W*$Q6bu%Lw*n|QhziYbA9@liD7+r5Meknuq&wcy9(4qO~ zzUyDy(EPkxzLU`WJnDs^v6SQDAhl(cnTALmjYgMJ5t#FGyID*NV#NsE*+duGusD|) z2UJGfT+Fb$=Ys{H)hu3TIWWggI8Bg>UM_i_Oze%DQn?yxn2qqb7}ztVsosC_gWm>E zItDWpDma=!KWp#r{SW{5e%4<1h8WcwaHh?OtghZC0(cXj94^k{+{{O&83p5it67Gg0D8GlYVOiNkPi z9IDHJ>u~o7HhAl}!3r8vGj|!SPTm(xZlFsd&bU-hoY-p6OLWTyFms!Nn$wvAglaA{ zQS#f?y26yqA-VW!V6L^%w5^j4dBk{z?Mm3<$7udcg0%|%3JD*tPlrpM=;A;8KmPas z&&#+-m<@`%7b^+|X_(_I57Qh2TQD9vXtu;y6Szqq<%+=)A4#Jr$0J(9rs;v8se2a8 z*#-xRn#sj%2^ofkB%?Lx?m`|)GY&M&?(}IvbWMYqvrH*JTPSh_5cWoAC9?A~lCLWG zPNpbSM!rRn1t?JV+gPLNXlvZ{as)-;GGH_1vI^~C~t1f5OKfzu5l_UpcbNh}JI+ z)>tPllZ`u+=8a);%(t@!^UTh;6*ZptirQUvlmOP9hBoJVcy)F4lgA%_boK1v2k$?B z@x!jWQg;LnKEhkyfAr)-A99#OR-Lz)wLKc(?YF<>U*D>=yeaP2t#<#cZla?4|Gs~I zC!T_BWFOVSr2f_1(7~&^^K9UcYF;HK)1Py3t7pKsUVru4YsT3NUe)prFg76rZwk$E~Ym#P6fTc>Sqtd>E!s%uj? zZ`PQZO?&48Z51|116?D>W$ZG5Y(yJ)aOQ^2G*YXT#Jq&*CDS;FCtUathm$!?M{c48zMg^U8qYN1!w6B+OTV6CsOAc%!T|EV*ov9x(Z6nN^siN#r@Wn! zx%Vo~l*OO}v0V7+6hb|L$tIHkI3Ll@0^bo9tCMv6_xqpU{awAK%a88ua(VNO1$eXm zr0mrkbJN%dJ%&v{;g&i{UVlx-QWT1mUh;R$Yjlw)+dWq}16*}Iskb0GAfw#xK z{`P@;JwR-o_Pl4nwSN8J0p=g;4`sgk-odZBjnyh{`20IPjskAp?D7BFMjB__@8?FN zmZxy<_}gD{%iw9}J>1Wm693xGhgWM~@;>miGm;~tUWDvSQ8N!Lb%BaQ1xTw$PB0?1 zYKBrg<8mPONRj~f#gD1IvRG52A>jhZ8bzKi{Ux+|BM7B4^yOtel#wJSn7g8rk(pK; zULpHSpQb1(>bR!3Bs0N@nM*lv`kOft^O(!=X_!N6S%f0-CWPdaX{B0PVdzY*oJ?k>^I}Hb!&4HcllB2pKaPSewrlRu~zP=z87&p<^wdIGYFvpAYf2(2kl{EU;MGt5^WWFE+?$H6UBuEq@^e$pptv?*xK zQi5wX*d`0S%%&4UJOc+Op9x$J5wH}ERCo~l=xO2wn#Q$4)hjFgcXLlSw&&L>jY{77 zOPbPDpU+Rt0IE#j&nBfov4S^6eWJ+`nyX=D#LZS{p@c#QG|7b+uQ#Qsv-H_h-RpIn zwE4^=%dvhkFsaIdL4rEVqLmeFJw_AG^RO+?RG&1~fG$adxYZt1E!3>FB`oX$X9#*o z<+xqg6DLi0Ucb?P(G!s~@ATN?{$eH~=iTxvOGIjwiE_@)OGM@iLmU-Fkj_H_B{`6( z%EmV=2pTN$<(de4?N-$2M);!C2(Y^q)cg~Eq%)x?MfSj?=h9zDeQ2K!7I8ZfA%9SD1P(sp*erI5NZonM*1r+yp`}-K+r3jFQnlK5n26Ncy-Ytv zXO6IQ<_N=P4hkO-w6V9M#9<7bPDslWnbmk1m?o!-nKhF5PO(>Gab> zn{%nrjLqwHwK(bwZutq_ALnfNMUWji+%z5_Ko&+%3mn>;lv|6;XMHr_(~r%fu)O|x z|DuQGXWr?t|M|rX%g?*zR~D96o1=S+k6%1#$Ckgi`r+?Cy!w-r*+&}c80to+i;yRp z0Sj~1E(Yt(hVB(ru7UIV`|oW2;Qht(=MO)8{O*Gf{^-GnSMNT2{QTapR-T+t(veBl z8+;caCx`_FB=i*py46I(VTEAV7w8fZtVS#Rm6fP#CG9nN-awH??|#C&P6tV~*DZgu z9AK5qm8us03zmD%B(j}4vgmDwKMJ)3bk(w6-`Htc&@)jVoHl{{PKifJ2S5X$_+SZm zv2{m~-7Qxd7E{#GXhDZnqeZa>YnnpBf%vUvM$7zX_wFy>`R@At@4t8d_Uc3-L+DV2 zVlS7fAm}h=_{}`vAPJ2LI7%zS)pSc6W0(H$ z%)$9#pOwmZ@z#W+Zu>T^ETap-Bx43 zhE0mc&0J0+Jr_6~1%&P3a=o(I(oWiF9xa!qg^vbMX{OO2X4!m#_>ou=zI{r_*|zu^x2v;2MU8^87K9R{;)CA-D=@)PwkBo+#?&63F3 zd@wde1m5lb_ZHuM|G}*@_U4I0YkDeBqwX1*UMon_fugpln;D(jtOm=qxtragwKLy+ zcJiNSnj;v`t<`YEwXBh3LJcFe`olvf)3BDlZzCMGtxzW<_G!&5rfz6T& z#5EvcF{A@$XdDr?z)iirvNMcL8s)0RB5Cwu5I#nPCy4J2$zV@RV)DcY%x$Oi>{P2; z;Ryi2g_e-EAZ!qj?l?o<>$fvAX=j;1E5p~~w`^O#ac&AD3}~}phNiM)B5Th`O^o_0E0*8A1USsSc346V8StW!~q=_b3|ThVFTdjX4$&&uRy5tek+06 z7?#m0MC5j@v_O`N4E&mOc61qbDpOSOm{e*=qL%1~A^?{azfN9B*|uC8{zy%1N9RCk>I zvVHSg|K+!KG~s9+nO!%bWRy~jAkW~fXw5bxaTRX2c1<}>A3S;b$;%$@_Q|v5!xtZ3 zJ!Ws}9G747>P^$H?)W?cc-w>y8TEZhi5GF(&Y@2Wr!$?IcmB zUC*2;vaRs5#P@Qmb+`47_7iXLEV~>Xpsb&HpT9*w4IZF_3(jb{B zxy9Kui_+S`8}q2RD^spgz`xMCkl9S;QH4Y|;e2z<$>ACjGk__!oogcv?m)y#7-*Qx z0S6ivY9k~Tzh}hC+AGLuDg{)^qB^jMjkG#;$u=T5dcORK4rPcM1Re1=@<9~Fl>S^n zhSZFV9%|^ z{p*dahM3x9Q&8Peik!3IKEwa0+oJ}Vf`rp+P~eHLO1o*LDvgVnh4Wp3R=$^EVZlI)|fJcwF(&&RT zovR$1X2GTp?eSRz=-g?}gBbyhZ;{Np{~{{n7hW19D9W1@@{RLHpb1B3uowcl3zimn zrfW*5R;&?BEmT$;Y2gAM&WHOpkT@fDa+yy2b~=IMo2(;I6y+mtbGigcjQ?C}ltVZi zfWmLQT{7v3EpP~CNrWcNh$bDph%C%y1A=sZo^%(&o`Z;x#X`Vr4z!6ma)ZshxEp%? z(~ZQQ-LW81dR{E~Gt;7No{6-t3>+1{@G~sU+>Wuy7Hzf4VVlX3t&<0%&lhcsI^FiKd1E_1Q8la`)P%zpEP z!*GD3At<#qVPQK8ontrjEInbzZV_)DJwFCBDUoU1iYjDoV?)SVnbuA5169y|Thar- z2m!<#5&zl@?UV9MYg6Twp;JR&3h9|!h$I$5g=ZI;dGj49l=xD@-y3t2(DoN41@W^a ze5@i(LaYkP!Gr7&u4O1d?ynyo6(7`$}j3uQFYn&sB*l1vmJO`GV5=hKuN#tu7!&yY|baAJuHCu}Nk zeq{0(hpjS9gP@{JWf>emnomQ;4WL<*d}r&+Q7KrECBB4lB@si}(f!eLw52kgR+|~4 z5H~J&N{ULo+-bp#V+J?!z$MFNM5pq){8BkBw=msUjYZP*OewqcJq#CLO>brdRqL=1 z^V`7M=fg_{5+FyHMR!4IDT**VOj<|n)FO3Yv}~I3{x;R#HR^Z))r0?C!dCisF)b>&oVm5 z8hQ#b(PPhii|udOT}D~jq2qQ1QKiL8T6h(O37%9kE14eUPBAtJBi`MDVn>;~ye{H_KUgP?0gs zwyeum4kG?JS;tz@0+I(}Qp2Wx_z+i$C~z1`bdIqYBg*4HY-m!ogX1E|gdEJ?SL z#J4M>?xSz}+J7@+_-caAqqilquCtd%Z!7m!6(k(Jt$bTmEPMNHRr$)%+rIwQAF27& zgzHCd%a5$H=ErYya3l~FVd?SP@@-X#O!v0`D}Uen^*{U@1*)1jzI$6+NXc`na~db! zR^u*@-WFRTWvs}m+qeDWjFwQU|J#36ncBB+>#8qb`GX(t>JrTMZC!2Y>;J_+s4Pny zecK!V-A~Qn3}FdTbuvM%H#${Tm`H(`4><=pyo9=~KkiTWul`p*s?5-jeq{D!T~>Vb zwy!TlkyUZu(cALe>iqJFx79?zM{moXtP6E-y{)eEcl5Te{V)G;SC_~gy)6%*F0t$0 z)*aKo^Y<%5<>PPj0O}H$+i$BXV;sFL51_8%*1oN;cK*h1RyIq!Z@XTSy0XWuA6b{q z-+o(F%zgB>oPfGq`RHv~$-0d4_S>pjdPi@|o}`Ok5f>l5Ek9C0zarr}dRvyHE;+pY zwyOHd@!Q-R<65Z*dMKG!Stq^yZB=!wTW_n&aF5?+CF@eMqqpU`)zva@zpbj2cl5Sw zuDYUr`?mk-f6L$Z-eMH$GQak1ofFQz)m6G~zpbhWb@aA!Z&gi!_HA8c{*Ax*_D+?d zqDXc0ZMnC)64>pxRi)au-&WP2Zr^r2)~m9RbmH4;YGX%lV@tYk@6alL@$L5Cd)M-v zKg++T(-x@9*ZhCFZAp^4PTP0>Y^N1Ka#+Ex+2{{lVrYbYsTn*Z47E-@Z;X|ZPFotO zKYsq=d51>%)2r*&=^5R%{DAWMoUQt6Y|e*eLtX!Sd-oZ3le_KivfT%cwqZ zzhQ(@hQY*4v=*0J6-ia?ZKFf6h6E~?>bcfocI;JTRmig~Hjy$d%#tRB&c>3EnZc6r z$K98!4X(g@mKO$trn_Op>{3Za_eafH2OSVbo2*6ITtA5WPu_j<{Kdr{bG7)vbI_X) zUcC44qmMmu+F>0~pt}2SBw3Xrk_7_|q!g!*R|6YPt0bwb+^R#J zPb($#m1Y5W&ZhKYhDz^~2;{9{7YWD&rx9=op$v2HsQ9gO1kyX4&J@GPQJ6G$M5}8U zfNYvc`bYXgS&$W7XTOqW``j709BQ(Vslsdv;FTJUpfg{ppNto(*X)k%Y3&bHa_x1U z!L1`ljPf$2U@blpnC!~bEI;d}g0J;hPAmQ#iYi48mpL5Tlx7+>>DydF7C<6p6ySKnAphhc4{ZR4Sr>T;o9W4xs8bU(T)z-Oj8Tk%B)5@C0rn+Hptq+N5nKd>FA2E8W)0`ong6FO zz}^5j_}_W*!>dOpZ9TPPBymK8i-Cbjbb%<5-yMjqEDfRX`2cA}_Qqzn;CVQ{90&1;u2I@)IQfC`1 za1m%#`DB=eHJMU&b-qd)#>rY}^n-eVd^o=w3Zk7cHg2rpRkZ##8Iop97BwkxdnNIwhzYI_%@#gdrrh@CX+z=*CoqQKCfUEbf z%_hTVcOztwZQLX0%sa=H&Cm%z9pJ7x!3-d98K{#%3vkV#F`i(V_XLOqlui103~8{9 z^)l~3#40Y9CnSaiW?}B6N_x?W=2sgcw=UE0H(<+eV-SPlU^@w2P5>wP8{K+1`qF_F zBJsxD4m3>QC*U$$xCEkFi@x3aC90L<|$Va^fbK zW!KTW<8%;fU`@2kF;OO)W#oPXliX!!l^*bf*Vd?qQqLq_fC`)x?P7#^LKiN(OYbbt zgiUKajIcy>?ZH+qlZIjwje!fXKOiCcH1zR@Km5VR4_nV}GpSra3G zL!w`8Db0^FO4L|-HL=byANZI0EKHAT2@7DoxB2`D2S7|2)&fGK@qmGPuOYY~^;M}A z3-vXXPr!-n@5n5Brd!?}PQ+x-DIK6`W{76LNnwz$L~Uk;+DM?(en7#G1q3!R-)@=9 zWNP+@xX#Yz&zNP0$F%{^ZN^YOt5BvQjlB>7fhw({Z8?NITZ9fQwhsq~_FKUZ$O51a z!kPpz6+<~Kk-Zf2B+M318s+WNXv>cHempc7ct@uEw!}yLyxbTNrXZS>PiKw+3=#%O z{>Mb;b}7e5y?qS(QpPROz=jtBRWT{rSs?2Q4g}jmqDCSBng;07MHy>TPl4#*ESI27 zV4d)rB2`?SImoM?$~5P}t2*C=zDC?|D|VrygM%X9g!iIAE~VZ0rA_;Z&MZvDc1CSr zoT*FL;*P7#8KMIKXO<8>pu0BT{Bf!W+ec5HJbU-igU64ro^?S@b)p=Zkw-~o{o)(VYkF10Fui0eX9L z{QRq<|B?B@BMOSjSmIc4?cza_(WH0>tw>G2Jr0(@v#&lqd4M}`Q{FIm(I_9t_qd7x zB60p!hQAAdWr`8FD(sk34En(h^ui7KMyU7ZhU43MPS4MLOcY=kQtFJ0p|w-cDP8K~aj`MCY4P8||J zSWHRv9s~|XVHiZ}QYHlcyoIWbx3+7q6XpFO=|27}!tx4ElCEh^cO*|ofY*gzM?l|` z1V7$SLG@4^kt#pbKfoQC)cJCp$a0c731rQc=mcn{hB%RscH4N~^2ui$5spJ)Q_x6w_Ci?h7e_|il`H%IawU`c=)t3hFFyJ1)r&_DpT9WYuOJ4D z0honK)rl|~5|@ZF+6rXY(Uw3>TMQB|FuQ+Yo>>NciMfMpHOAt^xw-fM z{H@9mpcV6`JZC9G>Fit&nriK082nUEuz@UxZpg6mdK zM7U4~P90T3JUhFP9eZ_(AGf6_#vJGLJh1n(CiH5 z!NePcdLesBFH^1heu*b;KKoM#kud)RRGCj!<+FR|ij9!G7Xn3*B!)&aQMx>F5O3|Q zYLA6S0`H$;J;QV?Hfo`&^KIbd7x#VUaeQg_;0#ArHz=Xl z8w+ZnjVyr5U?bO}a80aVSi(a$1HmMP+CgNH+Y8Y+#;RSvYM3lPMQpg{fHBiej#g4qlzmJ;J0Z!EK$qGleROKA%t5iU_OM6zD(AR zMJ4J<{=d>fDHC*-YY^;I?lJCJSV@Z*3x@z}L~CV0%VHTI`OkC9VmLy>l7B`yO6WNa zMPtE~K=Vhz!XVr-_5E&I7Dx=bJ<%S|?5vG;3f_At6XYy(ZX~54RaAC1Oq|p;43#2u z4mMeSiXfp|g@m^-WZuT~X_XC-yK*NH<|gK95hlsQnKt>ole=Mz(IZ73MGhss@4Y+u z)W(Mu#cs}2FoVLJRz;^}8f8m8-PM@5$$Z78pKv25EMm1IG4aJrQQaFvM0dejxC`cF zh;Ti}qedcXQ{I@VB%(Fd3YWe~aFrs3vLG?a1a<>`98Kc1bxiG9ObxkOCTGRD(0#;d zTq{nAEz}pxeIk?~W;3!)#bVaCz6HC|YQ0TWBA0TkF12rr1sfq%n#|P|i1d7?$R`DO zL1%{t!=p0(OV~1vmq5DdDe|oJl)2%XR94tWhfT>OqjomvN5h7~N8zBfZmIOK_km%* z?)RVEU;aV((l`6rXSf*^ZpDe1hvktNQ=5C)PJ%y|b$)0nePSp4j5r?HbE-ykB<_IoGAS>OxkfyPO$~eO&s%vnxfe z?7|YA-oJYOVtMuWgCC{%R(p;#M5@NTRSxaz)Yu+F&-c_J0GSBc%Io_gtZm6HsWT9aQp%x!AW0-^pgW_<%Lz97C-mzh`FQY$tI)0&e4(()_JloQw#dNGxmHH3}UQdf9zIQ1u1{F#OGEF#GqDFEXy z!Nce&gU7riGp}Fl?lk?|l|-xR!j}d*3=nlBKrgYSu#4LRa5LSLAc30qBHb#Wf!TJg zpFiG`eWp{R_z>=_$P;~XGoTQVFfWs|L0#~AHzrkHMuQ6D+45~xW9>R}Ea}stD$QZs ztSzjlFmDcFGn-)C8m7Z7nY%q7(kO-xnf)Tp}83JF( z%s?d%HO+}~=B2mc4d*XvErJ8{Em!vsuA3lfQ!aQ7VJ7pbg;cjx=M^L=|32Jss_l$J~{ZRevrZ zm9{!E*lI;WU`&8aGzEQ8a8-1eWWz)sR&Gq09GiR)S6as#tBnTgtV(Ur5TQH~r$7{@ z%To|T32LpekWt&lOyq+3stg(^4hTUYdP|AfrY1STJ}7)Li1wT4Z3#jatV`O>8`^PahjwSX+S7fWxBuZk z(YIH3ip|sRWdfaU#Yv!mH1^G)6m+MPQC#hJI_q45mAxA*hWcASNXT;a?6>Zn^0Krj z)exy4QZH~w;!Mn=CQ-KmJ$0DqF@X@2Ea;Y(J>e0mT`dVgr3c1fqdet%)gxrzGE+8< zOQKIO?HnQ-eUAT(N#8}H0ospt<0g(VHFVlK(kwa#Bb~%dQtSMTyi4Umw#0`zu))KC z|3HT7PODL}bi>Zi>@fCCZH@thinLwQ=p6_oN08lTHJ# zYK~}G2c271FmQ=s#sfyRi^iE!q3;J=9ugkt9Vo>GjbBEOAc3p|jXnjA7<4s7Al*4f zaLR#7Na}J)Kj_Qg_8{nd*+V{c>_*VXdK9E7)ENX}352%XYeS`-c*%P05S}bP9Pgj% z<3?hG9*3Y-kioOU*>k|YUVI{i$l2&h%sD;=)KnD{%B7T-)~k%C0Kjl3tH?WKBsp+8 zw1SBjj$FIVcGF=ZIIS$TXuiJzaNy0LnykSbs)9*(e#)mB#WrGrl*Dj zHBCzu?TAL?g^{lVzRu{t42X4pMNw-`mEH*b7(y=P(o?6>T7F7cd&W_VOpe|=Oof;t zKLPXy@7M33!~)=<F(|S z)|X-J&9Ig@EW|M%is8a2YD}h)BN|x*^FdCIdGb3dQxXt1Jgom65xNI0A>fH<4icMEHVM(=ft6f|SFK#Xr z+c+d5s;()q^R*F*l3#BjYZbK?ZmE2-QY1l1dGS<7RzgqNkAYHAl@%+mP3Y721srke z2rn|{BwA-~9)bi0gb!|9VXzqn@~v63OjO1oW*Oio74TViH_E z34KnDMKBAHOf9={oUoXE{>f#GzDg(8fhW-ajnWkSa+0{^3j%9-&%-T%=57TtiB5nX#hA z!FQ*P-sT+V;ftW{$?Z9`6NO6^oKoaQj{|Xo`yx{~P9vyPL)rtd@D#q#_NPC)z{dt< z_np2{ol1F{0O4pc(VQK@`Kk|lxe?2^(ud?OGvr~VI!!+k=LLzy0Qkv3MS8!Y2kltf zzmAvCuWtUno9%C*$IyT_Norh(p^|0z2-2A$4eO&9eAo5%zq$M;H$Ni+KB*guXk;Ts z?|Yy-KgF*JU{BTgG`8;MhgWZXC2agNxiiq02j$SpomI4^Y9L{8_%H1<%|b&&RFOt< zZC<;T#umV*NCbj1Ef#fwF&i#+sw`ke<)uT>|`b^w4BV=gP`?sRYHJ&P?>R8YJcV0}Xa!ejS(lS~+4 zg-hmf*j5^1PBKntyhIg;FC7=k=x&H~h8?04QTn-Q3NZ+odIQEAlzySG8eA+j*e^&me?k&|BOz$TSl=u%i)`UoPQ_`NAge4~yRhYr6T8m{?hFaKveQ5Ln zCH|XF>yX)b_8tG5#yA=66cE3Dwr|(&Oie4;L88A%?sVePUaFK~uhX@wl!!CM#hj)L zpEXNGWJC-ZQiF@ofyQ%!8sa7Vwq{_xqLi)|VAG9DBTXDg`+`_4y(;r;QZx}-tqDcY z;?9H!@E8SWsA}@uBjk+;M_ zwXQX=ts4#Ng*kAdyNxv6;KNDTNT4Q=dVZFy)Vhg9q$eO7`55;)M@PuXx~q(AzA`0@ z%!dS_Rk6^!)oz!CFtosP5$JBi)A)#w4&A~j&pZ_1A~fn@(f$(8$MR#GA_c(LiTjn) z?YYvZ<6`P*py0h8KIcFkL>{As#Qr;R<4v^sfP`S4HMIvJT$w_!y&Q&JY++VGl_{iq(6SX97SBx?!R$VdQ9`H{$94P9{z&}; zJ_bOC2e%qPWo7pE*qqP62{h%XnP}A6lYuX)o}i#$Q@7mHW)2-N4!DSw;TV`H*2mx* zZk57_Xs5uT*9|NMPk&)>gj>jj8ab3hLs*MGgpqgsJl!aqJD=%gf-^b-4&P#u2?tn< zW4KkL;94b#YT~90+pl)kRfv3IPz0Lh#&HR{%~RNtWa%O!c8jr)^~7)_+6CaI(hdkj zohU|VAlB()@u$zOzW3zg7gzV6eQ?zaQPf5is9$FIs01-8N`gr%-6qW&QHb`9de;_a zrwgbC3<_NZ!zwb$ny+C@gNI>Wv~~bOR$&$Puj^Ka5WIffySM+!P6-U}PlrqVWz~aQ zl|tFaey{&2!(XK%=1S0F#YmAdM^cGFb(w#a5*ROm&w*gzGBFaQj;0a-YvSOLGuAxg zK)rH0H60S}(`9gw!bv+8jMS!7=1YYn0xi=4AuEzNWgdsIG`hAPBF!CkZ!IgIo2uc% zr(y6oWa;+t7b_(_PHGED%KId?H}nM(Mca(DKm1wzEYk}E5>#aYaLGxv(W0Ughzt!F z_>(xPvjV&7P%9B@UZ+tDDHe+-oOi7_H_T|C2xtGA zjbNwWc%ao8w?TOnJv_(;%ao@I?OvwnL1qq{2@Z-Wd%NsmR=LXk(;ys1Gf5i6^fgb5F2U>w9VM#w%BCBw@*KOkZFQX zdR2lm_Boyxl?C;`v^3(rWfW`S37iset(a16vAY2Ucavk;qflH08+thAj)k#?=b@iW z?1d%nU)LVaKCg>Y`nTrqJK5)A7p8>0ngDBwvBl#vSY_3Lux0^_m4vSM`N6WE+T)@$ zskpf*BY`3R#%D3CN_6ITdZg?~=GYwV@qsSL_x#|64dyH8V1@D!h(5ne>S zT5FqCB|=mcG3MI5b^@#=&QzufXZ9^BwaT!KvS5GH6C=&mZ;vy$(@U*3;wyMKvI9Fw zFVv~Y@IZ5@q2YkG_5ob>_if#cGj@0pJS6y_#+Knv0N{a*3xrgV#Kqwucr0p}+<>Rftz zU8jygpHhE z5rs#MtkT3uH_P#@=PH;GD#U8Rhzm?)zsU%aG;>=fRSuItY+ zN&2ollrd{sTprMpMR4%-d~vEoC`wfdK?>4~gvmWgnz>{qU#<zSU+(zwYVs2(A zDfGa$ldy`Z{fhpMJk$yETkWUth**5JTml~{oUyn_#Izrl#@nk2s+AljCe`+nw);qN ze6ClA>g-@gNDL(^3~7*LMHhihXe0g^bx73$x{uw55fl0cL_^g^H9f)xT^l|V)nHRH z)oz{iSf9wI6=1k7?jnIHmCMbpQk$;O3JosnM!y@@`qu5*=7gVU5pL|Cj)z zFiKq!GmdWGUd$M|`lr$P$UCA%qwInExhHc*d0U`8br|(8tr3(wTStA`N>nnO>ejWp z7vnx+qKKPYIL?7u`_2c+ogC-%B{BWFcp zpKI|>lcM!NsflQ!i04@@oL;8IKk1+cP-?pAUU4if=G#a2nAUMBTQF{wyf=U-Oav2V z7PmlCJ(RMR^6@&1CrMke#XV8W(>ea!YDxh>0Q(+-CkQ@^_*FhQHs0 z^(PgxgmeO4)xhBJw6S#b#3vb*rh*QRuVFZ_&GJfOjyB?JzmQ%r$*IyI&z51erHg)35RH#JZg#MPAI+B}l~MMfN*1*uQjTrCcgHgcw39EXO|ke9vSDAGV- zi08z0wYt^VH5FGhbN5f-hV86g=6sdcmlWt#LoyE< zcG2`ju@_bfZsCq2{U%cSxu-y%6~>+ISWh<--~NBUzuR!59P85D@H7C^ct*zu4&eWy z2pln)E}=Q1Ky!T+-Rw?jNFmO;|qoEIFCjJ{|IT+Kl zNU!Uf_I#9-97iB6;PH%%WJ;M2OCLNDwl{@WdDfDnZ?u4Q-u>52n-jXF34YByA`>R{ zh>$XKC_{Q!z(^Wo?!~E8+ zF#=LUJwh4&&92Y!o~b@uq)k{0&IA#nGzrB^v=Wp^@h0$w5w5Q{fW~H3QNTkNUy_`e zhLJ)LB2CQzifA1&8OR>8Jg|9FYD2GXZeKwO0oV;i)+u`}an zxm7-waz&Ya6f8=>yaOObtzgxH%(BnR{BTv~R4kwx{eTQ4GXw%YVMABdSQ-Zs?B@6k zTE$NZSdJ0F_{)oXIc}JOatHR%^ihsgn6T6;QstL z;kY~|PT#E21r)%5>?j)TUPOQ}crZ)>4nAFl%P!8y$L_1;-}tR>SE8-+ zw*FQ5qq@thPe>1(J59!+s%93SX2>LCOMq+>^N_+F0PhCg9$0mk(4|t^KczzwP93hi zze|7r8@243N(p3zM#EAlG(rbB=4){nu$R$!lo1A-A=-3N+M^aVfc=N>7^R2`Rwf9< zy)=u6T+`Bcplw>QN}3}z573`Y)MGP9$lNQs)LM2BXx^K7u-xZ}B#!-$!(j&v)0+_YPjCvl{O;89lp=>lM+C>DP=-!zU8JPfR=`me4jV7!Sk0ApeBdci4 z=Vb2Gcv}z-JHTD_Yp^?jDzW=gKcKK^2o~D%VmT+-We`!2x=<3PD5Ssvc@Lxy%Sa-8 ziPV6hzEd7?Sdft5IdGOf|_Z#0chZfs)$i$*h0yg ze&y3l2*xr`(+kkhWzpq{j6p_5$XR5Rp&{-HzDL*7w6B1D&nFR+fp5d28{m+9Im zWTDLC)NIz}kb9hFR8u;-bd%DKKm}c z(r!z@tpu=1?GA)}sr-yd_lz(NGES+WqR*pS404>do>ToSKdLBa85U|@$ z_k(BkxN=(?hszFzmb6K2ObuP-EFB3%D@}Sd>3u%LkycS=n6%&2PQ=`ycIZGB;gk&8 znCY|T_zzWTJhpO}jEQ4#`6z@>H|7T{C`u+m->wDcSbj=EyCx$Jh}mVrfy**FST|P^ zo9PyGNFe=kn6@U90o&?`$B;R};DAX($O&8$`LOwy**hvrn*irC>DZ@fj!76Dc{ZXf zsN}Jj4G1?L%?T#lX>mZ3d1=MHt?g=MX2eB(8Z#)zj7ED{YWl0{TZF>H;F!)yMEEkD zFT>a!Q3QinKAAahsm_oYUIQ#&kTwP@v2S4jl#w$O&ft^tIU{%4EZ^r%X8n1H&`1 z3^~DABT97MV8kQnwLdk|U8W_zMIDY1O=c$Y3V?cnIdRB!qw$*DS8Q+7>x zd6OcKhvwlsux3x9Q#rehda>y#ZIu>ebrM+~d@~$Q2Ru{F_)qHsBqm}TLQJ<<+7gfK zBevlG>KDGe_a3V=h3f-FfsiSq!c$zb_DY|kY3FxTjWW(p?- z+C`4}R_E9TG0P?j8tJ=$6slXP%!T|q6eS>*K(G`&cN&`J$~gem*dY}Bgve-|ma(A* z1)?w&o+ZVNxiRZ(Ls*W4Uim9#LJ%+pj{#$GEPW}=sfsRsDnf`)E7jzs$`@i8e731Y z>s8Jlg+Q8`KEotPdt5z?p(873OJeJaglQqQdz?73(d))jI;H{GaMilvG-B8+`oOcC zKMVo0#g+Gw2lHtT1?4CIR3<~RZIT<8ofUpp2gILEnc6_@N$C)XmEEmyFy&*lcG?Bl zxDbhxt()D$wyt;fDOa`zOr~O=X1#n7JCwMU*w5J~iK{>)%A(#DsXhbZ|yU!keboIjjAI~E@!<-a9g%g9) zD)B**WF8FT;hCn`=!q}~t%cR{2Z_1_QIHEuhzUXhfQ58Tn}X1qz(!8Fj~A{Jz;C|$ zo0aCiGbQ=!ElfgsYrt zCV+bEkV=RkM&ToI@BS>F+90P+PPM1<=7y_p zfQ%ZF0nE6g=1X9GMX`*Dxml*IP-LYxzTZ9i4^;s|zhib&zuH7l&S#R;J)?THu9M?j z$~%S|io$JiLL6JKr4n5Rg3qLnD8#3^AT~uw5!d6Mm}W_y(~j@l`h#aTNN;UF@r<+R zyVw&@MAbA)wC3M2mPyRR8xVCs!b>yL>kUjFns;-)vl-@oGxNd_ZVe4pJmv@EEV38< z>)N$Di**rN|JMBdntV@Rj5*C>Tmo}T@3CH&iCziUs4Dtb-g*Vzs;Ibe{@cBNYw1tz za(QMT;j*&OTl+RuwBPlLGp&5Rl7b%jo*NIedaui1<+=&VLctNBhYF$V01;qxFt8#G zr2W&eBdcQO{)y~#EpS>itb$(0Fh*N>n1c z3O_I1V%Eno1vQoXwee3DmMuT)NkAd0IYM&^sza*Hq*=tsRGU>~W!SQxwyu8G{vN0> zZ3adNkU$l)B{c-=V%25KFeRX>g&zdVmyu3)Qr6L~cBzQ^x`FL0uMe6-?a60V6mL>`ue(n2YUc z1jKM;@{gW-^?^wAgxjR-sTwSbPQz%0j4~N0hD^*ukv|?7{JN4$|J2NOh=5FL3h??l zZe+Rujm==ie3r&HYT4%-d}%79o8L^YDj}0SCk%^nO=Ls1S_MpN8{B+&_4wTq=fxx5C~4dNTiq1U50>G@G-wl zLe8}<;ljwv>=*LD-a8F-<*t5F{r!#Fkx7`va`aRyOh9C!v4Gg8MB!9{1geHsc)B|a z7Zoc2lv1ZOq*Zh-WK2mw;U37OtsX$u3;}J}=#0q#x%7q%X64-=?BrZUB1MTwh=bx8 zb?a1pt%N!#Lpxf{l$A(2l>EoU!hEojDAbF7kF|wKx7inK68~ByDF^Mw^!Jbl*Z4|_ zWYr>NQxZ7rSjJo-Ycwb&3z>itHAI`SU-q#e9miD)s$>aRud+WX{T`9L{-OVl9@Lt* zrLo)!Wi6$B*rVp(M<}QL)^k^~| zJ8C0lNy*%6gJ9+Cc%mJ+N$Y-idx-3vjWs-)aspCLhNkf~#2oOsdO zz+Dzo!Wk$45ywb7$LlOlEw0Jh zN9pbAFyJmcvU=;n1Pf6F=}s0;0&EM}OriL0H7>Aq@6hW(2e2Z_VcQbC9eti zD+(PszI32A(vD!fnx3$6ojHK1%FhyAfs?d_CC{1Z&lM-Lu7eDTTWZVV(t z76d?2N4H*uQ899)_)o2NVp9_N*ptY0T&1wG5;>YQ3$#clMBoBA2760>RZn`qve%C9 z*Z-j5(FP ztkkvkyNKjp6{MoyInZL47C{SkJ4^zkiY$j?Y{(d7Xf$Wjv4+n&pUMkVSOrT2vy(6R zxq1TX4a9y0fdH`A+NMY6bM@%S2Y>Xvs}ISppYKRzp)xUCXLQ&NBjxl0k%*o9~>QO=T^Mm7unC~h)F&<9j1InltQ@a5f4>tRG55ow1it=DQnuU68MS?T>^olQ} zFN!|#w2eT{vhD*_hB6OfmFXu_X~jza=Tl7jC1+Z9FPO=}?@$g+a~Gp&hhjCReFA`ZdxL2`e10PMw+I zV133elxirhi|m=mDmNr|4rnx*8=&2dUSYi@I2ZP23 za7h*`xA3LTn<>MK<;>WLgfTQ6*O^ri)f8x64FJWrG|0?XcPf}X45M7;tbi;PuVB9^ z#)iFKH~~$t?=W^L(!-|ev)O6{9$XeZDIu-xw<4fOtlAtQS)kS$2J1+zLhdQ0De@*- zNg}SHbH7F{DC7ctK8R14DfMt0NyHKGvX2Cjw-1yEgY@22a`OhWs92|*IZpu*P}-3J zfw#}r_=%beIr6o{w!12X4kBSI&Yg56akHD(L!p@_(D=b0Z;?_tq739 zTueu$&RgBO_J^SR`!oMa?%5VOHQ2xnK)^WbP^AGP8tSOp+0MiJ;K1dj8DC8%3Son^8zigh7lC9~Yw;$EK2HynR%bv;Of zhn|}}oK!u(k4D813c*$|0??t6FTDz%q6y<05LQJ8!6bdY{2lC?qBOgMN z2?VW;-^o_UzH#uBXDn(%E&^O3MPm^rNCqB2Yc~-y)Cfe|L$HRhax%3b)oVFOgGpjm zPd{V_`^A8&>5xtH9;bCla8vh9*nmT6o(FN}bmQB^;&>rHMKq(@ZpxAs92WU)Ft>v4 zNvifTc94haXw>vIGaox$slQUQkiFx2E!Gwy`{HA|2$iDwy@RY5JF1`Hr(7oz@-Nx z84%ElmPAQXi1Z778Fk+96M?#b8I1n1yl5k#ej1NqhPvEvyunJ2YpTVWJ*6ZKl@WKP8it04aU|$_3a&yo;279-G_)xwkYa!q&#ZuK5_gf} zHUg+*cpj`#GbYMmxnfIes0`E#c7y~po@^v>ty>6N)+#txVnW-J*y%D+3snBty+Y5F zSszo4UIRU7*UPGdJ5X`Xr`4IA+N42EMqOR*Jd&;^NcFRVJhP>lca5x7nfF&2N8E|F z##zzc+5Y$Ca&XAe3eKT5P~d0O%k(k%{W88P!%nSi=YNm1HQs&n;Df7wxA3MaWZ_J0 zf#L-%$IFVBNoRZ>j`^G?CW5XQ;WU*J^?~QO_Uq@%!s#q1wyLdZl%!Z9y)~gZa2tKp zExGM^Hh=dz$GPS$^6?=n9pK$Wxg#m4)=B=TGtshq?hm|1db zssToKnVhHT(Q!N+3WD5A)Fx&jsJQT(30(M+O=dsS>@yO*cd+}~=1T&h7BX~30>gvi z39=S`6N9Hp$O8m=XA?O2LoMMxW&oB06b{G{){Sipxhk@gQe^>x`UktYU)zJq-5>r< zWjbkzzl?KBWAdCh7Yx=A*u>5rgU}O}9(>auFaj%Bo(N{%s5yMjAeS(O%B}boklsce zagL_R#mC@7$%dk}u-^cR*HtwH58db>oIzdAOqa$_6^Ep;s%&boi&Hx#f7KT&)H5tJq{BjfDlS%Sp&{5hAFd%CI znU-FEOQ5xzty+i&!R2LicG2d+uH)Bb1DDH_)d6R)evPwwUSCGIw<6p-k%dF*(_vLE z!XHY=Z=@^M9CFz-U?VX2VN*h|S1Jp4H-T_ntK(muc)8Ak)yB(r65*Z|HN2t-H|lXh zmCXjp`$DgTv%QI#O)notp*%4-*Tc5(@&g+z-g z4a!D7A1`>C$6#I?8`m0LOo^t!`A6gmC99pRI zeFVhtc=>A*V;6in(dZyW((8Xs*o?l0eL4-yAu)PTz^L@2r()gGK2}5&J1Sd{m6On9 zqRzeyTOQGK59n0ARioKV3O9%hFWQP8*&?*!Aizm-L%)PkP?EiaM_pZE1-T%>ukh*l zl_Tf55v!3}Wi*WO*i?A-&rR@IC9u>#t7uKi;b10QYex8e>SCZM!SZ z!ekIDB2N#5F#$ppt4bO*3!E8+%HU(Q?;MwdGw{2Bc2_@q_u=E!lgB}2Jbe7(`T3`T zrBGZaTmrUGns-UN!z0~Nii7Ycl;6jb>NY9?lxtS7>MjTb2~;F$>UuS#u_Q9xuj=t> zs8hP?S2%yarfvQikUPwmf}AkeFO?2P!dQB^7#I{qJw&aDxs@%B>U8n}oZ9WfEyV`? zVLL<>g;1beD7nR&qDs;gYJZa9vfEF7X7#>DZfw+k)#*xSA!1iltN=5#5t(PCs{ z(Ac1;D~`S{tMpP^D3)Oj-7_PU(CzyloLc=;n;tX^x<%MC&gfz?7r~h6DiB0OdH{hk z0I1vaC!c8brZ@15bSCH|?_>jMjyqj8wdaddHQ$cbDZ_WKC?eHp^Yz#73_mb&oUX=b z5f0}Bu3<6I23rrQ4rBlsX@~PS{nqbQIag?32ScXf7}Yb3x~W>4E){XLzJw4Z#dLz7 zgb>Np|HltM{1_+FuD>awdxjtj@H^Z%Itw?c^a&El&=p}h;2H%wtizsotvh6(C4;YK zZ;b;T3Y|AdFlJz)OV$t4%bM-`WZ(GkFDum&`=$2xzqb>DQN9ymh5W`;rfwJks?;jz zQcaPE*_fRf%Ih){lhT-g9eox&T~Q=JQJ4S}mzk&Xio0$G#!#A5JfmLfOINC};Ksr= zK5+{Zq|IT`cEU;;HNqNXY32f@ONeB_4BQI8b%EZN%iv8+BG#t$$hFfzQ`kNI%E*tY z8`JVBx1dy}ff|tr+;t1$pY&-VKE_r^V~vzmnk8%fHxa4Q>_+=0YGbe^O0!yn;63vx zu1zp_ru%B}YROS#O-U$R?^JM=n}_QLt97u+ry+5x6RN2xyZf}v3}4cx^QG{pnmZc- zgUiHy=!;f>hH5}!p~n!Og~UdWCI76QsKhOBRKbsEfO5XbCL|@|kNyei*34qnt7-a+ zbFFrQz79d@FJ`1Wl~!ktx-T^V*rirr5wAheqQ9t^B~DV#1JveL#e3v6i@01q4XEt0 zd|y=AEQrgf^!jGVCd!UXQ32P1WyHB-l>{nGF3+7NpIJBhc8a2=g!we0eDoCMxu^_-*Xu)cr5giL_OswTHTDn@ZjO-W~P@tb$ zBcd2sD}7`8-p|gut)`AbYB`eyKqz9ML#Goc{Gu!+S_6a1!;-Qzp$%H7bn<0+3Vs;r zIs~xCP&1M;ml4?Fzd@A22@-^OY`j?Hf(fgTADB%i!3V-XsUSfi8iH=^1Lj&n9N7fk zf(`}Zl}`hff>DE|(jm5cu|l0w!hwtmZAs-`iJQwJoh=UpO2n)36c9AzkBO?*y3sI7 zv$#%t`XW8){$_~*Q0u@}t;z!NMCbyawauq(WZE<~+$9sHi+s zc@l|NXGDHyhY;RjtnBn)SEoh>da7AobW<{tveH(EAUdO_)H#KX^i&dv-_8c_j1EG5 z*7kJB{kHHJl!?g&8+b!F5GG=jvp_$2n%!sT_-48a>asSi9|$X}EIgw-=CY;Psu02y zla`q-7Z@=ic^fIG$~0@Juo$k*5+*3vRaxMjfxlW`nv+!I^++7NkrJ zWYqn7mFN}bP9!ie2J)pN^jyA?ycg@>w}os6LLmNxfiS#B)|F=pE;6Rrq@M$kX(Ra{ zHwr<)C;8ruC^4J-a-@o|a$1~zzpZeLqjV%{it`$3Q4&Q%d4kaNN>%G9vQUaX z2zTlfi}~KSjB-Lo^YOUotPEe5iN@*XGhej5%r(yR_ZO5xS=qb&jViV1)(6B>VYD&Mv~aw#$sb(S+h0 z+P+!Nw#&3xEif9KF@YnQ>l|+*a zy9{m_ghwc1FZxoBQjZ>L1vy`4E*Ba_a$vU(eJcJz;^NadKA*;P*bpA~0I)U>dNg>=+X(tC*_A3^SzLr6LzDy(tTH$)pt>e!HXMNXJb-GC$j zk?WO&6DYv>pOM4Ns9jWA|O zTh_W|GxJX2i4aVtE@Jb<1;lt$)*%>?2Oy~jAWQ?_By*e>Cm&HQx4^+>Xe#(WG)@O10~hh$c(Wi3G7~rt>u?>1LUI$@8T$ed2B6muT2lO&j64664oxTd6L}ro@m?pp?+cxNo6rl2z;6WSm+ZBW8!dz^L6pl`#*mA-16_&{$xV{ZIT)qzezAM&l0@M zyh7nc2C#@qDd#g|r9|33%7f3Vt`xC26DKf?4|=OI2VDn5YUc)O+}9$Zh%b2&Bq!Hkg56>TM+R%EOcBt_BdV0`IIsWVfYE1}L~5xQ~py z$t#LvW;`g9;lr{^Q3;`9C6ZAUQy36Gq%qPSnOiYxTY}naa((YV`p)@hNYYOBMG;LB z%Bz_fBF7LP>7)(Us%grueY=4su(^-Q3I1bt7=aT~25J?X45w1@!+G96t%EQnXQ(Pf z?Vp^#-`-J!((>hG`FWmCbqOdH5D^F8fFv7)-Q%kQ15$2~%bFz{t4sfKrFhMK$~Mgc z;6_|l8K!K}p-jVt^ix7lm{RgyED@k7CX5nFsdmW$$7*u3i&)--<2Drvlu^d4qKA(_ zlrOz2KdMYmzE0j~pca#z;Q~;_8d({pGg_I)P^k0ip6i;t^U+fT;$%~&4M9Q}34(X0 z-kMO_(+o9Ea3{SmXruR>M+$M-jn#&LUd|+fya7>p*f23|ZZb#llP9a*go2bAx8rV+Jfu z91^|dwVT1kLDi~dn2yBCGP)`iG91!)2EgEpj>OTQY6$vTv;^jlAAayTQkH0cqv`7> zF^+=G3^j;?b=1Juf=~p&K4r1PMV3-iR>BD&N5|>=^&=G`@0rn+=rXX}-L*eegs#hK z^S18wwO3p=ezk`jLmS2(N=0Vj8D|WZf}Ogr0;c}!h_peH3?*U-k&=%<)@8|7U_a4( z$qzfGL}${`u? z4UviFe_l#uDJ^%e%-gOh()8EEDxm#DuUV~*Eo%7sIh=h;qf>Sc`@F;JylPuyR+H)< zPvr-vZ=u?Wc+4}PoddX=Mi^0mymlBy8P63n6vrA70VQX6DWjY?LE7!9Vz##E`|sU9 z#yfxV_{EPDQ1%^QvwvjNVj+FM#213FY*!E>4NhXJ;6CMRl|d%zC92wtGm)LPZjJ=V z{3KBiN~DuzqRb^xB+(C3g;wll!r0SXu$0Cn45h-QufAh@p#|iU(G^S(TjqpCFJTTy zCZE(!a7>V>jF&-0Q54`WNt>sc0Ou3!2JC#zgq)_dP{3eTCYC5TAbe?WP1ATAW<-b) zH6qOY#<;e5zxJR0bZ7XM4u=*sV2ig>BXz(Pu7_hJt;o=e(y!lI9zxxZDi2IL+5PQX z|M5R7|7;j${=WI|Z~AX<`~Q$TkN(F1z7x^Ez?cKON+M*x$Bg=r20`xLvRVPq+1uTqig_3L^Gq z%kDvz(^6BmiqUZRMarkuvPu^W?T+l zY8=X)%DIeUWV7$S%6Gq z!L0-x+Jot%7dj2E)&@}AD|d}YYYg|=EC||VX+LVlDfM~+G{v{g8ZmnjFWtZP$Ls6= zBl}VHwEDN^ZzDR|*Nu}^{Yw))9{oJ3jhMaS|IJXBtMyA`)(H#+ zeV_E#I+ptO@jCGUPPsj#!-laoPD+_k$SioqzqeNj{ft&-1OQ?8O{Lp9ebt8zIFpU+mhoRzmy<+vxdf4g;*&Nv^s-kPM!hj5T8pcy5qjZ6xPZXl8j?W!($dvnLOftonvI^=F0MABXh zZjQv3IMy_Zf^;&qdrIvEdJPN0C#ppP#ifWW>-9{GmA>wKTsyR{|IMGD@yPmPQu(90 z%l8MVfBUJw`-}RHRI$uwV=C0r&+23W$` zk=KE)%w?*fBwE->on0rA_&DMPT$rB%z$JgCakD>>Jn=aOwqM(_jGy+$;o?W9DUn5& zZ2YxkL$nvg0|{-gPvEO;6ENk3CU4LRusny6MSo6SdTLJDKmF7V=xJaE={v^$LCn$( zG0Ftilz?ThH6?-LN;ta!P zy2(UjRFL0;zzK<4*dx+V`n1#^Hfd2NM`g64{i&nPfx1_4(iu#4)L@7)iev~Wx(vL) zyl&D(bnET2C2ycY1=*?SiNC|Nt-6y9tZSkHnU{>35JRc3u&w0OmA2Rkl_helWfSRl z7}q-{`2q6ivylAk-k?jcV$dV_8b778(}0EsEO8d-RwDXw7br(fS;cCKX~ob6mi$9Fb8I z>bNV_!EKJMm=FLpYh6&S#1O0zl*}A(&7^IDI02aUuf6Xtk$?4*=-&R7S{%;BJ$vx90$!}M-jfgo7M{6c>O^|t@xmT8R%-$!0V~(VMt}V9>Q9zeKYH-T z51%}f0FuD_!PVmrexwpozuo(1OBv&=}tKL{qd)rV8>4DS*F)kd(VmAiStg zXABu^&_Nt{d@d+O99XPVc2Mg+>4^ZreiWcda7y_fbWe#i_NEOP0G3+aXJtqbgQ+!;VdWkrSvgcd zT;@E*LQHGd88>aeZLgo#p?9^KntwbqB^-j9!_5f)8a{%POwxLP4| z?7VdWRvi^2AZUpCqtG8KB|<(ZZNE5cc{IWo3I&~usJR;i8mYDGNgumTJye=0Os zH^A(+u_iof1lU_8%fwdWI?=nau>_^5F$g3_^i~)o0{Qg-A8Uxz(N>UNtu|gABIxH? z&F-vNtJ*R5fyikYg9IWfPl!t*)|R;hp`1!}h+0GkRE^q;jwNBZ9(5sLb{6~43#`RD^!U^f!^Yurc@EFzJ8u)cXFr4)S&E_dg(!#SsMsf(T zc2W;H1T>vz^6Aszt~uSt1%wy``KmUQgq4gG9v5!ceyn*05deTIftgsq5>c@fHT?hV z-OX=YS(+wxDzmD(r>m=a2JoT*4`3|}yUKvN;)4-E8jZH&vr1?wQ;?KZSu2^6A~Wft zNHs}iWt!dYS$bv6#z6lC#;lCljaP;jM#Ho7${4_#S8#X+>YyX}Taf1=TOX{*y zs%-QOfs`mR@|=6m$NTxb&kL>M|Dx}a-1V!pf1k9l=xn9_1Dr1tpQpuU0@Er7vV?(Bt9+eSsAM7Ui3(kB`GFjQ zv0KgU=8*SUEC zgQDAg7cJ$Ji_O2l=O`2>z>}8GlqWE*rXKE}kSz2H8v3RA#TAvI25n?XV`XrKMC4f5 z5Gql|>NR=-MbSPW!<_AalLLrWl4)#G3(>pAWndyOUCYUpj*dhAn3{BlRN{g#gHBZr zHEsdwqxoefE-%vQypff9i#sCMAwj9e3n4jPKtbEA?9;t`iykcUEdwIhjOVp%M7E z$4Ui!9JSJ=SR9)cR$NSYazCK%6@_%Ak_%^{k~E+NQE-$MWURy#2PGAIAy|Xd)FCW_ z6ZOLs&4QdKvpku|#PEQIXM2*SW&nZ9$8M$B-=X=rFJ?(D$HmQCKstj&Dy-5X7;X`y zZyZkc8_mz1x}cDLQqb|#pk@e^KuRoFoe+zuaBH*DRK6^&&Ua&SVpW;!rDqkrXTsDu zh4I0xX)@JE50J*n%P&-Fjg@KsmkWuzv3k%X^^$@c2THlmj1Y^K@}O7rR4$|AgXNuK z%#a;L9b3LDo;OID9aC!A|Q$aXHljfp1Q!OfM;#+ zWLG1Z7EFI^&kN9ghJz5+4C4iRBH=XLMsQb3Qie0I)9GcZVk^1VC>K%fp})VSn02$2 zSU%^i@9On2Yn?G#lR$#uh$EQ7NT@~%ro~ zREc6kcL^&{TVAn+C5#|b-6dlut*s#od8YhD}fYT~zenMMZBmOPk%5K$Uq#@%v6L=C?c)0QoOCIe;{Y9KS5dp ztgw2_z8dK%WJ|+K{?(i0gq&m{^}ud}jZlTPHx!&fE;MAp?kc&FXV}zn+j6UK*!3yo=qKlxWO%&E2ZrFLaoB}svh)F*Y#(4?XDeoWfwKRf8j+e&?~Sv zR%VEMoKay1xfp;`K3`sKwNba*TL?h>1bLHbhztYkTBOKHknpHFNo)C?oeLahtWCfH z0^SVQUoEu1 z|K0_-3_{g}fJW(dF0mxzCkG+TL?$ar0^E%K34Go~gBVg54~5lO$boGQX)_I7CeAt% z$pfHbPupx&=L8pGP2mQxw?yP+iqvcda+e~{B)gJkOv$J&@l1133GDGxE+zOG$%$5{DclQelM${Sj@2x3de7 zC+nz4h@~xyri@r!1KP4t8aI)Y{DBLvEXNhaw3p>a(*`vI3OyQQkOY`X61sZXO?hs|LOgYKN>zLb6xJjpZ_C2c-LGBpeXV6K<$eUhy~f9v9n-rtq*rO!wy;?f#7B=me)Mc zWfzhNIN(x`4B;nnIWUF36q7C#7PKr>V}uXi0IiU~ul`a37y5zbW2n$=RiZ0Xfm%vO z3DC@Ff{`TQlmw05O%0l8i9HR2oWn{yVI=Tb8Wj7!p!GB#n;Dvwfaq8bF*lrjPPS62 z3Q&abwSJC_!aqL)$(NMX6O7QNQ}W zlCh~F%elgHDU$3Z!*Lcq*@WK-$aur^+>z}3U0H~_UFAqIQu02OtCTsho91x&|u7B~ux z2sk@U5mD+VwnAyNvI53f(G;OBOxqge40b^d!J7sSfvR>70cYT7CWX0#mdEv3TD417 zI|PuZ%nvFz=qNqld`zq_fopGy^CFQgIqfvup?rwJiALY4L%|n4-a{Q^*+Xh4nNA|J zAXNJ)XDoyGS* zpPwEcoqS&XD;MzR<0tnXetNk4SoN>!gR6gEestrLcQ-${xYHkv?~x$O&n^E^eXjav z#;b(E-5))g{^ZH@$IJht`f-sF%Lm^0+4}!`?-4<={h|D9<3mqsK9ry3L-&2N5_ori zl%M@%IpU9(Vyr6qepX0Xir;Z56aRz%BIOR)(^c9;A5iDO3dYnBLB8KZ(L0}$qp?TK)xfpd__D|V;US>GAHVa%PK z?ACS9f$QnX>$!toO}(gn{+(g*{uzvm6ky`KYL@t10Hu76nSM*!M&){!saL~P`*N?h zTKu(dKDZdnK->E6w=8DzFo=m2475q%(dW6YN` zrgypI5;5=6#PHbF`#jPZacrHt|tB)oE2(F5C~Ll*5zQe7D+ zOH7x){u2(z+M=w!{Z5K1*!ZDdB&FSl)bw;xB_s`~<~S9Wk>a|_3PXh2W-1ti{51-W zyR|>2k3v3zG|I;!Y5NiJSjL@s@NyqBWSggx446*Q5vY`;G6SIeQ7Pi@+80c9GO57( zZ7jQ7i^W>2i)ysi=YIknxO)91o7mR*`ra3`3`7_9fEfKOTx?}=HDmcp8exOxlyyk* zY8jW~R0r&<7u~a7Aud_1-}0O9^Zej+`)qy=pwkm*Fapo%JyCsFgC5r}ybS>8Z6qD+ zuyJU3Y-6eMPM&=N(WMcTm_%hsJ|<%35U35%)!o`S z4tSiUn?^XRL=P}YkaZY32ywkK>rgNA!J2ey@N z5`l8^u6n9Z^UJ)c`hL!%Opf|H&z80n`WV2Wc}4xS_gYk_j}6$4U|+obDVxbjBDIGI zQnilORJ9 zKGH)X5Ylw!>FQ3LR&gPF6|73*NyWr2JAYs=z$h0=w3Ty5Vffg9SuNs$Ofh^Qy9zq_ zZSEa=PY{P5|iV-iN>cW1utoG)-+ekJ41ta6?Mye zwKHjuK!_>D^r=n81TWA*qGu$l`72zyAe(6QWbM^_=!oLkpcaTV|AX@GexC%@{4#Da zp{$cZDzkL%Fljt3WV>NUrLy#x#}?{iBnTonUSNV8dA9h`qSmaJexLNi=blM5MC-=W z3-zLP>l;$|QrZf;6! zvZaO~U!FRcdwlU(aCj(497}EFLba{mSCQW-y4x=%H*a*N z*NbEYVO$z1NM2YQ$(}(!JwSRC*PaF{3CIyO&JJLb(fW8znJR2WH2$7V)Cs~aQ7(BZ z$WaDpv`oXU-nvu>cp-x&^>}?fvA9sK@D5Z0V36UW#0YGN?{0{)$DlxO$cJEKjWVKH zMGqBSa9?CHtYLciV#1*7;=Aie<=F=KiTDnQDM|n-MbMBXVL!G3jm`?k3z)c1p+yz} zN?`@MJ}JcV3IrEVL-t5aibhO(W zi@ReFXOSf?!=nt|q9?R{QYOtrt9qR?eloA)lvzFL(1Q+{1gw!;ZC-iI%hum8>wkHM#)r6YC z$1t%eu)?n7b?w58m{2ExB3lb58-a4MSX{b%!z{2DOJiV`s;3N5k3%UUtlyoOWF}4a zP}tgeOIIKEnt-~KCs;4L!mlRteN1{wbeymqX`z-3Lzb6C;_anpEwMMwv!Sg9l%O>F zl!G7IQx+bpHXRzVIx#POOaT>fP4+5m@CsUQ*i%x`kwCB8o&}ELW7z$e)$Se&Z-OfZ zw7N@%l4pgp*J!0Ih`xss-R=VA;Ms=$hX8D(R?szKQSKG?6XvnD^;`{^C~-w$5T{p9 z6UmSS81)Vl0y60y_Qf8*KNmiGn&d*UmZt-kM)U*gP2QAOCRd}jRG7}QC4i6Ph7E}m z8MG)|Mm`qSaw?IBK}n z(K43Z%?cZWygViDCSkA?nJ5VysW)gEAJb4Mo8?06k)}3cJCZZ=r3MDk|g}U z7>%@7x)JpU!0ozcg{La7fR9umpk9;#}lpIRpSrAR6N*09u#rbue2^i~^UUAY` zB3+D8?FxYw(hOI>tgtvU*ff^3AYru9Ixd~fC+REYM(jq0@Tb)5@P~C_be(YpxeFFV zP!ytTD3MicOW0?fhb%iZglCI5htv}g)BXn&2OLA%PG87gx+kzV5=pjxpAX>XF{&g? z-7AMK1uz$A$+^W0f%Z7wF2{=cNXRVpmKv=Fx#nX~|7tUc1iqGC=n#X*6nWg3vr$n> zj+Q2e4Y~arlJ>t_HvWd~$P!lT;gRGSxhS~86D6>`aVz-iT-jo&HtglquxpvUh>8| zEGwF%(;HY_F8^6|n2$}AUIDcRju`V;A7}@OuJ7V!Bh&B=7JaHND_uIVr6)|IpD7U? zcs*)pSx)!gT{l{4i4fl+xDU*W91*0@rWE(AYBc#~*EJ$KH2af8L6|TOW3f~jF!w|} z&}L~JGY$y!0$yvskHs)K{_H~fdZnBx`2q1^UnQi2*eVQw?s{_G*f709PCBiS{D)*f zvG7OotrM+&y+Q)BZBYW(DanCw`oOxe&b#v63RkxB^qD=i~)2AH#z&%*h3w z3K_y`PcJ{1N?B(MZAc#@Kqb#fHN67t0y{i55(zO9j|%;eph`v)oDWZ46pTx3xVSt5 z+FoDe9UF8zTd$QMzyN_ybK80+n@K>h3r*Mq(h}8;F`f-~D6N;+P@zkp(w$xh$-%HWfDgjtKIX~> z!HgBpO8TrQA^Xpc5q0Ums=Iw0&vc$;K&qM#RUei(TaTmC#=_)IM8g)bL5y@_S3pJk zbeDBw2nH@EggC_jLERA%Ml)lCGwnllx~H-5=@$ zfx{jDj;^PE+y#-JQCduTQ(;#S1{%$zyi-6rW(;(u#>lWD*11go5lHstN>}ns=(uh8ylhFyd z3uz)U3{3}sD5VYmDGljks`U8_q0*woBHsvybSig&y1JASsU>L$6N8d4#t)H`&5FOk zlEZxHAaQLRXrnP_Q3(=3`l|VuoS+pXv6=0CXCI$eaOXN>Lv*1iSsV^ZyhO~n*a}s{ zU@9Gz(b%$)6{RRVjTI@!A}u*O-5#1a z23t9ncD>vn;a^EuAw}+;(S*p<8L-t6dYU;8s1%*7&^%TMt}p+Qb!*s~-uV!vX9HN? zY*w8i$sl}=gg6_iCZ}xM5a1=(0Y#4DbdWtAQ{dpf&IRb4U5G)` zXZ&!8I-*?Q)WruB_2)EEAFSxeUKR;&*LPZF?!ohFI2MWIKJg1kcz8CGhMQI>%scb5 zr7F_jD8fN@K3_??9vb36~|gq(PxZ#P{rk5CV!% z*hKU{S!S~ucCaT8oAh;W*yz4t2m6LS=hYrH>0m#Fg5s_+FqjH%09~jqF@!m!YFf4f zeOVCo4BGVxGCKM(FvJ{*bjnBuFcueWkb6q*#~j4kEObY{rGh}@n06-K*{rT*Mw8%U zi3sE^a=U3K4Ml4!+60;M4Rv;rZy>h1WQa;gZYDoWhzo?2R%o zyqJ_0fVGN!OJY+-#8;8MBG$rJa+f0gWJnxc=4rZGikYV4sfLnyg_huX;Pk+t6c@#9 zL0EFiiU}h|qik^|4NW88Yv~ko*2UBqO4My@N{Q=661Cgo5lvIeC6egbCgN7aw5Xk+ z1PcxxcpOoqxdQZ2oEM?gn4q+C*FVRy7dj7zoG&tjx{{q{{OHo`WAe1#)OQldY2~d0 zOc zM!ifq#fmZMbFkLKcFRY?^gL?bs1N)doNm z#j=kJjiBI>9n)Bb!R3L zhJ#Mmn=+|Z1<8?nQ^6$Xjm}EEUk+SzSg!!bU^LA>haeQJ#M1Xv$4bj9G;J}&Hsu1H z9v=e`5NNcMswS8OcFXdzSuGNPbbN%;c1=M|Uww}EE7lp4+N3NX4FE(DA%{h(jmD&F z(&06JI79Dk{bC#TVQg5DBdXx^aS*IP9B6kB#=Ik-p}mAmhOUiy1s3BVu?gY>+`}DX zy2Bi#s3JgdrradU+tNUnyFj^1W97WL^{GO_@TwZFXIB=7pyfln8SNX`I-uUF7(hkwF}6CmUi z*rUS6Af)5cyVCObfr=CCc`VQg?ISSB@y1JOLYM-%>Liu0jL}?HFcRxSn6c@*GjJ2n zCJ^0`GvK_maxBvYAxTRnlPc6!9~Qqj0`i7^?uL?!#9!PSwq?qC5GyI65M&_0-BWU5 zPfrz3+2Y3Hjv(Z`0&(nFQq!x>%snL#DTIVxEm%v}%!R|worPvF2FYj)5rXV4$icMB zj|H(1PB5CX0?u7rp%B*DK=%}x4d#aMU8nI?$v|oQNW8}9Ku%{1sCC0 z5`12VmdSaem_fa;mK0Ib=3)r1q+BzATbD#!FV!_78r=>QBz_RjMrhdwN{aBaS)y^i ziv!(aU;B&$9Cu7?QgTvAN0!UhckHf64xkaEoT(0?k-D@Cbs!~ONxr3`8Z^@@fNF?- zFhsN*q;4~*<3QqbH^@*6!c!4xlti^YG>xcn=uj>u(Av-m8oG~DT~VB3zp-M61}54pYMB0tPcoUyBB~dtxh!Jfjynip4z()fS)`PuvAeS8ru6`nD>W74gi+ zL~Hq{QQ~ncN+r&~j&aZhj1?iFfbucc1~&t)f(r0#x_COhoL`PgFIO4*AzmB#CMx8- z$=%w8WI^^pRz*7{Y&2UXA+sO=&=P*Y>P(x6nz8{_&{oPb%b)7Ak6Jgb;Ss`U_(*yY^)>;<9%X(`QmW7g#UCChizJg#9Ke z3rir<#I7Tp7L9iY_#0y?iZn0@!ssocG)>(g$WQ9ALW3pQjT8p(DDHnwZvwzIv1^zcdpL!UY6^5G6KjGT5QJ~j|9 zp!prfv|gvEVp~c>B?jhrs>Cg(6h?OC09K2D_om^7XE9h1_FoGM+3OW!8v&W>xn##U zuK+W=-TlN_NN5?O8E-t+Ai3m1x+4Ub1sNwN8ZckC?dbzxTwqsl_M}^BNh8{Y#F0eM z%p7VO8bv3-2reK8H^VQzUbfzXNQnkW>CSQ3+aPE@CJy0>c$l&3Da*?pv)%zK%1yZW zLLb=$29h0i7y+qcG^T=GtP+M_dRr2ZO3b9>BfY5htyPMpXco~f+N9?KBYq=dO8kvi z0YREhhHNFzW*}9|;vTv>34cRdmAIum8@Z87mEtU_&AJJZ&>=Qa%-W5~D>!Wwf~dPf zRg33xQsQnskP`k?uGF-2!J%LRNbK19gm1-xUB!eTs5+UGsYH9WUZq+9^!|6*ep}D_ zlzV2Du*hthmW1Vyhe%sg$>~KyI;rfno?VxfKBf{{q?g{9T3L21eQ66c9wa4f z*Bw7wVJis-7tpaq4dq-*QW$N(jPh7cjzpJNh;tYIBsWgQ0G~%kluQb3qLozq(?FCN zb0%dp!ZDkhiEkAPuKw>Si1<%Qbp7k&Ln$kC*hSu`UpH4MNg26tDv7v+;X6_Qtb$WP zE_lwEF3}OhuA87Fk}S_sHyV-Q?JVND6Tlaopfp*nUD*@Kp$p5$bN2Oy_qQ2Wbwft&3vbbs1Fz}x zH5#!Y?;pFsky8-Be2AeWI_BsJ`U?gK*z|-SlcT=P{x%zt4Idl;Cvi|ReQ9y8bqGi>q^3%_k8Y>HZ|0-x^%Xi*j~Kj+dN;h5tCge;#h@gL`U&c+WH(= zCk9iSB{kz%dcItondF#{B`GK)EiPsyrTQSrxSU9GZufl6M#KoiXK4|)Tm|=6A}%+X zpD|;D<7x@b>x-CB~jzvc5a8u3Cxbrh!_{x;E%;7~Nm zVAPYy$>xuB_s#Q(-!gU*1eEZB$qD?A)Jzyf0w@=_l?d?9Rw#*`#im%XFLb*K9=QKfGBwZ-~vs zo0nl__s3MEMqqgXGb8_cfGu&4_#*MYk&s4=GjoOzp!hJ=lW{k1^?Z#+ya4rK472Ei zBBWUP_E4i-B+(oOBw$D{hVd;rl{S=r%|>k4p!MPw?FJe?U$YS#@=Raoy95GjaUln( zLG8vkWDbPPjI3*yW1le0ZT7d>hyb^&l0bR{u!R)#sipW+QYQ}&876RB0*SY1gx+-h z8nsqeq}QZR{6*X#v1G}THkXG-6!=Dp=CHm)@q^q1Z+)xvYc!%#03AsJJK|lrm?3|` z(In9%04gKTp(#)c0Ixna9>^&`g7`<`0K(%?NJNW(XI~)kme1E{L{U~OBvTdJuqvJ} zu5Uo%gfwDYoF}wcV%^FVkPuV7h)f9S0o)#xH*cEr%VU&NS&|Yrme0*b6qQqHlf)<5 zOZt}s4W$zQ2v~C}a?qoP^L# zCu!m+etBGu&jf`5KVIE!p3g7SLO@hZ4JaQy!5$W&s9_L0;Hmq!^)H)^cp;$#nhiRM z&L+>7e5gzTpbISmh%G2so==(X*m>j}r^cjk=Ly~b;fM&y0l~-K(!NsP*I+~!Qwk&y zH8Ca^lef$MgVKQ$RWE_nSztcvmq;K&Lb0JF6cZZ+uaa73{vpzvg;(Ns``c_p^cAW8 zQY0sSMgPWU6gAOCPG^fyWdwgpNawr84xHT*gRj;uDgxpOS2I<7EM}rs*o0Q3+rxa4eXkee~O5t zkAN|BJj8)>Oa0qy#0$~tBoAav5Gj+-!5Blp#c*e`iwwvaX8i;XwH-xY8`lj%mq@}) zH~|b&*h9Uf+jz_UZ8V}igK#KDmW?8$D*hQpXUlMoFZ*>%`?T4JT1J8}f*U8m>SD5-QVSdGXMX~Qz`H0#Ik%wcZD_wV8?hl{ zF%IN`>O86qh?$!w3>yD8Nmly1BgiK2al8F(HsS>?JCIw5Ql)F|Z%9m8Gg3<9wqgS* z4GO~kA{-EpP<7*2=cx)fAo34h33N!+R+k%a8~xjCM2s2&>A~7aL6|r>IURXYb}Y}N zY8Rq8_RA1ik#vOT14xS+-z4q^;_Uto1ze$Mz(&Wygb=^Ld$+Won~f;GVS8+~)o^8&Tk=t8f-RsI`~)RZIgge3t}>LLRmsI8dGsNCiv@ zkQP?LF_52ddA zshDB75~xA&a1{scM?g6|JvEHC^go)72*@Ze212cHF?jA4WB{qG_zI6*Y8NHj%l>kI z8#euJdj1-XD8B_Y_SV*|Fx{erKn%d4N$To4=E9SNvZA~fKt&Wxw>y8$M!ZNjOr5g= z%n%a=$2GB~zo$+bHo#R`(DFzkL&Am(RAq%_23J(H;HC(6L2c@fo;rft+>d4>x*tly z(24RSQh5~~K4CS2P2fkRJ?%0{d=mcN_A>nj!?*#i4gZ%w+Ly)%&LKG5TRvZ-5%Kmx zTqzP$+!n_y5I!Xd(Zs2j0qX#I&-2OghwD^8GGPYDw}dg-iqgexdF7NO-17MvjhK!+ z5OBE=Fj3+M_Ke$M5utj7&UK$C1t8F-+Go&j@_~szvvtq{fN_F_=*ln#9k`|bXf~oQ z$h0q>8kvkF)|ku*40t{r_Ij{toTTVq&j5f6TH!|)H<6A~w$Yb0xSoC8``wX{$bey&n=EiV!Z9R@uNlv}|}qpvf?-msx0-p>w|Ty1BP#m`J8;<4bHW8FDR+IL z%gAWZ9o78mIV$DV40UmvXKXg&1$6KTFqa(-foP9mN7$xd36!u57^+ z8&MEQ=!Lo9o+Jr~UX+pzEusb%FvSe6r4jn!wVM&0`r|%R1!IA?Cs@}#1o0wKJ z1i@{dui1#9&1Nuw4~h;k*ex*1yT zHhbJ`#EVokKzOJ;#q+{m0L_=E3pp6xY@!CKZ`SWy!;i^}Bi0f>O2dYnLHG`2YZ4#! z%nGW_EcQ$zG|+9ayR}|KsuWM*26O3gz_KLaOnk(bV^ns{zj#^p-eecfBtAoSiXXhGit-d*b{_M*yUOqd2{s-rWujcwG`sc69 z+%Z8i!#4A{o=}18So5OspMi zc>3at!*l(`-<;0>bhT5fZ&q9Or_bkK9DI4G)n~P|Hy-dsSGDiGe*I1lc+H_LKhkEc z8Fr}I$z8nS=BjVD^C~a)4Oaa&i}-`T`06*bhz$$i-qj+O7yAt@;`jcC|LZrjhz+YS z-_;_P7kgKW`0(KMN(x`6uMlx?f(0574@z%_{1GL}6pJv|lpIv6$qQH)5?4lTqOV>Z zyuMjiHAE{kTj!O$TYa+z^=<-`(C_ zFNzz&n3`?O+eLACv2U>I8%Ooiql5GLO;=#&|NDIwGPW?xQPP`AzBx+bff}5FDWYTK zA1hFfqq%+sYR0WD!SxH-upa80FXY0KD6jS#TgdO`vb@uUTwUGOHK*`6*?#X~FgH{SLl@X{Ltc<1~?)82L;Kl^X1unH69${s0 zGByA+;TKncp**sXOsn_8rGN$rIX?FU_mdwF*Z;=k!rtJ||vXIev zvm9(#?ACBWtLbVq(dKph-5>w#9W7=tiE5W~X^x1T2ZE zYQGl7hPCCqI_7FYR~Ep{%i55Gqv5h{PWslx{r>;?Pv61fR%`lreoWRpn14AvK7V?$ zrOL{sz~PJfB(bw_B10lm-10cENr)Vy)-kn7{)qp!CYA=V4H6M{Z~MKvhmuh4h2FH|L-Jpc*}X`^(t+E|435zCMtluJ^( z2zMGbR@he3t@vukTPo4)1k_Voki?8UA?bx zgKsC-wfRV!p^5joaZ9E6&))aZc>iMN{R@G2lh(g!rwb0~Jqdy3PCM=IS7p6_LH6N) z_rBHcci+4D^FHpwrXc&R&;FZlw9~ctsXrYp!BPiDH<{WCmG=F??|-8wsGDK)9lxo< zseQ*9kl_|a>^FUd|JJ|s`%uf9I`DV@<-dIAXQ`UuH>CsLryhTQH?CTx#SHJ?ZF@JV z!p$qXyg+~XFUmLH6j)O$HEtyt--$ah{q*UxuMUsC8Xca0KK|_UXOr>$PhP(S1qr6% z+1cxZ)ANJl?p9`CvASs*uZUBF2PM2ZLx)*SV;oE_I%Vo)UHIq{pKdtE&d%`c?&JBN zyg59bzbs;V`+s~Kh{{dR6yg|7IB_JW%{uHj41W(LJI;hzSmy97EYadO552Q9nSXZh z=IH$HkNQ8}c$6n!AD@3QeED+p#$sLbDBu65EphjRY6+U>AtM|Roz$G)`gHo zX(#ma`tsBdT@KrCU-{g_gRf=>$0u*jpM80FdOrWEv$aL#8KkLHV5Zw=2uBNL^!~mM zko_54BASu0_T4qlaCPiF#GU`QdWiC%53SCV^RJI!hOU2rE=G>Pz3-vCl|oC;4O~*1 zvn%hJjoZ3%R%npy$2H?R7jMo_HkL|aSeEJj@#{C|e|+8i$rd7s?V!v~2Odl+nib@X zYEv{oG_7SITD>$9uih*7pmyY)o!#=GXMX#5{`ut1>!ZUL2j_<;$J?u(NpX3gRMuAq zQMkh5neK3-VVcvaf5C#MrA}JSXVRMS774Sm>9v2{Y1jsSG5+$6o*uqBJpO!gdidr1 z_|d_OU-?JfgKH!TpKpy2lmO23!B({jRH&cUWq5BUD6p3ge#5{XyLz_=C!Zg_`1m#C z(&2w~?Q)@O(Zmezp=xGHZ2TtSy}_xV6CuVTT~FE-V#xAe9rE3-m?<6|9lV&Ij^PiU z9y~v~tV&sG$80egY@OmY<(38Y%z7K9Sr}RpT`-lUXrb3vJ6C?|XJ2^eC+gg2XHJ8#nXc)|eDhq-!WjcB*w)z@HD+H`^*;ZhE zurk_rcXmEHIi4>bdGpT?FEEIx!GyPJ4bngqQ8Z#hTZ!cpW!g;Rw$ep1J;erEx!&t4 zn1lFGFrrJl9%I^d=#+(Uy43egk*XmZ#J{e5M8QuO(9@d>^Bf*!Olt~7mQ^FodZU#G zUoBHvAzAGplc8m_C zxkQV9eTce~C`85PYNeUt04)N(6TRH42aK+1Be99FKNovu>0m(*oik)?ByCM}^`-&Kx=^Z{oYKHYmW)M`39APG%B!_``E47a%0cdnIx z-$87R*NHuMk3C}wwN?r<;Z4=yYWZVq?a$m-?N?@Qnv1W?jfdzm3#Qf`@wV2GuKTH*69 zi&{6L6Jv_g`K$TyIS~>mdV28rd}sRA!He@PiBfII;(_WOX3!%v)6xU&n;q7D)gF*= z;~BZVr(97_znUFh4p>H1A-er_N5|S(+8d7V5k!vZ2$vEzKrcDi+n=DZq41eR%da~P z+rBOq*j0Ym;hzPo}nQMp`OO)ieb6PQ@o5` z8(ZDxG29$->)pI}aWv*-&aDZ{TI$@+*+`c~O)hdi5iNQ#ZPm$i-Qocjw_b2-%q=nc z^z`u6C&w>Nj*p)lZuqcE)*TwHY zdAzlpWh#{U+U^l&(^+_0#_20Q!d0s4C|6$32R&ui-flHi&G^UjuU?OiepRdd@Ps%i zS_h9uwoZ|RH_|&D5#?Ub6j&TWC9yi?%V}04UY+g!$BzzP)=t&p{^Q*2qltyu)bSTY znB^%z(nht0Qy#_Wm8q7)U7hEnr%%6rU3=4z)N5RC^saWUJR+K1-9Fvb-p8lkQnnH8 zw)INO;dXX7sE7a#UcFv?;@H7>b9nTUDe-noLP-evBn@+rfx7}}-n!S-5Sl_ldCh$9 ztzf#>kGp;>t5Dd|id(m$o_+QFbnDy{s4zZJ&7~Q0D$En-NXUh8M^&ENe1DA=(-;5VW6A=)zNALF>0_GiWGOH)YM&M_Rq>i`Pdl zXNM&9+0Rdow%x`>U4V-IG^$su6h1+&g+3;NSm|fz-SnECtxnI@XgfO(em;Kq@ssx6 za@Q|^Pa@O^>@uMUgPs=YPowLEGm3b@{=zKQ6F4r?;uu{WaA)U_=kwR|WfA^Y zmmm1#_|2J^;${@OOxV&mW6CQtVOWJaIz6yFH94hvy8olOz;PeUTT{hAx2IwLzfcdvd#eCoPcM+h2#mD656 z)X-Rx=qZa!GI)%zFo&V&`XS5ueQ@Whom8I1vAW>S>H(^yo1V4tNz+4_phK6b&@KI& zD2zW_1}&=Xc{+dfy3`(i<*)5XbE%`k?7Ej;(`m_8oM*-{#ivn$X3VXz_9AI9zwz8# zgYN7sqfqm^llk%4;rZ8_A9n>FozG8S-LPdEU1^a?A&i+Q7SCnFz-aNhxbM_W7M*K-&ri*KeT2a`fqQ!cKNI6`uXTTEN?q|bNnJv$kEZsi(f5Hhfv#KCH_c#45LMSNE?UpH)7Ikkb+=9Nd;{39e6OaV6WvcaFzj(|(}lKdEI z!#QG^uoHw=7)QFn>EjfRS-uxd#Y7AVxJ%fbh*2#AOwEpS^-$H{PhQWL`HN>?ot=}s z;@U4B&(G%D8&gaUG>%=NRy@_x0}Lw0o9uv6lNK_{wjxYd~2o4Sz1*?FdMo`rq+8FD~B;y>mg-2Jm<+1>@ypML2eLU7LPt=vt;4(X5;k_3v zwDDpo?Bld2SU0EYMqTN|v-3()+&?~h#2P*qG_SR+_J$hHrqP3@LM&l%1OXhjBBFa8 z${1bUl$lm9T05!}T>btDLw|llY`zn(I*rSTJKC`=i=!W)$u(W-wOUGRF9T&~=NqG~ zy;~-@|FIQ4Jad2Rwy%vo7LgOpFo~}zfg`RUjWI^Or*pE&(!Qs9>aFoMqHxOhxMmLy z&dz6_2?uiRH`Q-BEqXm5mFGl=ju7org+>@pMO{-aOl9B(TW#Id0n3OVEXLiG28)03 z-*wY&VI4xlU4##NVkEC{Pq@3EX2?AaNLLDJ?Zk}^jt-7r)Z|HW-liH&B4_7SrazNL zX4Yt+aiR|KtoXiOlW7sKSfko86HQ;OVOD8&czWY9>CH{qP=2giE>Lb3SruB?uwsu! zvvHb!R=aX##CN++<^B|p^x){p7l)rYNhM(*Y_qk)B@e3arFC{M+UZwCoaNxso8nw! zl>IaImB;>PPeeDhUF02BWb{>bB-?et0pS@X*|pxGSzcew^S3lK0aeOXfwJERyCz1aBsK%V^aAh~SHu z4WZ61y{WUQlvBwrX|9^`{=Oh=+VbsdprBK^FomvYot~tx)Iz1zb?`tRCkK)?AMAdS zsIe5pSo=-wW@dc?;?FK~&Wp74@~nBktz{}GKOBMGfgl#e8q!g%S7M=t47rtX5Q5w^ zg)aBAY{%MYi@ksN$*1FA?)Y=IHZkkr@y8Eq_a;e5w@1q}i8f(ulWHG9C}_xmK)u(| zp>;gmUlR(ek>0*DJtl3dkJf%D>lHtNAvH=WEPdz@x*;**om{kZK1w<}MvFhv?s6z4 zSGqb{U%hlD;&{ljr+X|jeR{{b?F9A%5a%2@mM8i8525hjYDtC{|;= zeTRrnC>I@081Gp1Lqw0p7bJ~=-;f`&Rg*c!+XHC|=B4aAIkxxd$pS7i0e>X*Mb#eTSekGw6R$3PjU(Ny|8k1Da>52^^+Kr@Jd3 zKHi_Uhq?d?POUt0i@G`9+Dwn<2QSNS>()|Ewy)u|P+sX;D<#c)6)75a^s5^5l~{JG zOB`{%8miK;Nh_3N`_rS7=bV7;Ir1WV+Tu<%fJEh*JS?f39zh&thzad5TC+iWJ$kq? z9FzO#sGPr#<}$5i-^M4eUVn9T`25qOR->pj-2&P}_tMklAZtI!l3-*>_O;tmD*L39kC_X^ z(d$gxK`yw?E*Y`K5@(Jh?_We4Ix|Q&oxPG-x3|cV0><0DNA&1QxhJjIVu)Ud)M^@S zNdWbnWo*)fAmTKFIh65Oi%N53zWQV$_-d-Cd?sg93XEY%`BJ*P52Nu02Yu`x?xMg# z3B&0DjgydYg=*;Aa3Xd2^}z*f$gr(_|BfMMVP(wGa~Yd3wvym=)Q zuMAfX1M~7aRMK}Z_L+YotWr6h^dXxh`?*VAKMt8Nk9h4_RFeMG3n$@Y)1QWvr{Qk7Zcxfkq}}axjU43lqp5 z4(Jrl4k#3nbderb@TjIrBUK@0Vsb!`^=*={7`~Cq9%+sC<}!JIzud-0rzig<(%Kr} zM=5sDFWMZaxirR&cjT~-I!rRH(%{58c4Am*zN_OoHo~R9IzM@RcX8?8oG!3^Pv%GF zy!&wYXy?h%!I$&9Pv)nGQv0KmH^CBpefPp{U_tqzyILy>_yVb z{@NKoTuV2mY@4;XZq>Kmp`9>b&{X^ zYe%r^^5-vJewLs6YiD%->E+L#AD-vu{#u;v;fwiD*!9b6B^|W~@F}RFpPVzb8>W4h z7CU1$>+R{*qqX!>(ru1aPIaQf*L>Z%NR!8*5T%ofPFY};xs6R(zH)yb3tIfl-0Y$T zVui_J)f|E%kKNa>rXdi|orcGA{f1CbOb6VhlPO;D>iVsZRG#rhC_yuEvUtYVB5ZRo z`vRgPC{T@*2`+<*KS+7BRHe(ri3iAXuUt-^HZeGs5tu?~$Qo6;qi#gYSyrU{jz&D4 zC*kn%n{)W#y6L(ma0SxFZOTK;C6!@|JI|NbJhi{q+L&&8$c_1C<`N<~UQ9dIdku9|24 zZG*x1^18`{c(AAuD0?n}w{m?)d~hLKr1*mTT7_1*ocb~AW?W<~YSxgU0|f5X^uwa2 zS#Q?RAEj$$Z_*WpsE+0OY>V;ATG7+@dgi?HrF+_l4LA{FpCGW59T!`31kqF9kP_ZQjAVsf_Hq$g=NKTRd)s-uDbwCStWv<7s&lmn!-E_kN z&yR4r2XaBC&k~31S_J@K@5?6Dp`m8F%Q4FqeONc?gPP1@xnmrluD0>JcK8>7v0i*gk7eih@W!)QU6(|)fdzE%E3^8W@{=m`E;7fy(4*17-m33KLP;Y3S z>FMdosS=~$(-tcWd=znYP&(n5*HfhM5<_DN$o0qaA?tg!>Z@BFO+Lz~WGJlCM=V zrdgrW$|(^{iYADb*W9qLBb8g-)^`U)x2pxNJR*mzWkGh49`edGg6GGjK*ZO(y48zU z-MZ9kOQ&aq(2+<(^3BAIybRFt9*sFkHdUR~urd#dMBEs!W{)nfUnPFmCY!Vfs>J2` z;JzdXu@6mD5^_3^D!3EKT)$q6$u5V?!tAWw=+*BxFZ9}sqY(&)90JrLPf*bm?|?NT zcD3i`wS;k78&_;=#A_#9UFWsAya~LpdIVqqOW6T1+V7IZjL$JC0&>yakdLdm%yRWM zkKZuuj?W>MPfmeJ>P+7sKKlD2AF`%gU0$A^w|sYzxU?oRYqBarI>1xQHLV@eWU-u4)VvS^qR~xpdd@AqIm7U$y*jVLCIxvrga`r-ssm0o~ zB}s&jdHpzUy~Aqc8&do+^=Ll#`gwX2V@7`SzkJn9Rv>PY8UpJW;IOv@u>r{--n-P#Y5sCeA&eStGN1bf} zwRrUVH%>PGdTCX*509hn&5U-#n_YM7KuE>1RoZaU z$ljzq_LbcM#qa5UE4Qq^xMsHHZ7+wUZr2`t{;KxfI7$5;^ejyyZeVn76A3r#>N706 z-=PRROCMw*i26KNT2Tx#e6YI8a`4X#LRfba*T)cAb+m z+!yqOC1uOe5r9O(_qH47?V{#R4#P!zb=kr63$XJ+J*6;V#Y#yDWi^y zGDL&JP~MM51D#x11lNsP7W&5A=xtVTbC#zkPvon&1$kByAZI8Rx-Z(xtJsz4C+h4^ zUv_Zdun6c>x3G4|_wv+_4o>gOD3+}I71^1mX8VsB>g-rh3YN1qmk$ta8sS@-0=&XB zE%$%<)SE+=r(P1&WXa=fZxYlrTb*D(6mS-mI!@!p!nYol$Y-ZdH-Z_9$S7XG>{n#3>40xj! zZnzoMDv^~{6P&t-ReCYPVWDMPs~uC23YKu(Q{k;t7%mNdaP9D{5B5Hubdl>y`erNQ zlYLZzDt63gg6Or6?0vu`X$MKgX>T?dU_7c^VEgD%FGpKGYZ=sDUioS&kQW3@i_w{l zDXlpv4)Dg~Q{V-%u4x`5JwSWq@zo6YK2~>l_VwiG>uVmD8gv$9 zW@a%S`TVRO0Bw=2t_m35BLw8-skOS7qrKZ_jrBlBDd8QR9KW2uykF~2s}~TUQ13Tm z*Avx|cP#-*hgTkAM`A9sDWyyDWN#wbFNsC8nUR+Kagh3YU za=5Y|H^Ak-a{*_Fga>RvppMCqHtganvemozD**TbQEc`_M^=ViFTiGjv&dp=;{Uj* zaQ3LM+68~8 z@Q_>Em%J_}Qd54Cf`e;JD^o4ek_Bc)ANOSyu=;Gydu7zcIlqalZj4xL)Cahn!MPG@xIRWHGwkoVHJ6t*Ba4u1f#LpI}c}$_08K151q(a95uKI|Vm}kfAI7FD(*~ zsjm+&dZJVq6kUl779Km$c<9^#7KaH#aTaY)`WH&BK9rXEafGWilhv?1IZFG$X> z$A-dBxjFaMVQc1|UrYP9l;jqDtl9|8rPYi;V*%Q2R7HCTR8UZEz47{hm2eeZUvTCv z@9p|uA6`U?!j8ifc0>69H-%adN@+Y+?Buvf9Rw560}vhe2pd?I1Zt%Zio+oz*xv7m zkPSi}dNFWU2v1~+BvGOxAPB(x_xL75#~a;gbaOd)@AO19bW>MLQOE?B#Dc3I(yNWg z1Yc=#|Mq}esUwE05{9L|EK2d>WnBnT8>%_*bbqfmTH)`m8`Wa1jw>RlQf5&rdoF^ZG}bq@KdzHBAC(*rc;8BdoFEgH9`Q_WbmzLNO|>ViYrd8zjs<2uN>MX7e(dTRe$H)+=7F2SuC`eLakg# z581&VpQ@Rysi01UQVSef;(;YxJjeCev*W^KUARIGkAd_F(A zW+Ek(lOeW2dLf8jP%3s<2p?1->>*PX-l`1K?a{Vp`Q-Qz2}bLhi2?wCL82+beMFh^ z5IPVH%mtu#Or^?jw%%xMz_Lp>R_{xr%0AG8vr#I%*o{08Xm?eJQxSnZct*l-VQ5ru z^5EbKxp7(jJ$ayA>z}+AAG}Yu!!dAf7zFBKa2v03dmBS7r2EdbZOQfjOb`g_>mH<_ zrwm)d2rZM`DEoZY;e!;$Mxj99H=vy0Iv(kX`QlB=-FkGiC|#^&^C*SQQ!FaI!ZX48 zqmNVX2~Q-y4v&a61-odakGBS^PEtfqsaOj&(~9TqSx)xWHCe<1etIR;S7yc#4z?E=TcG))a8QLtDO`nGbg3>jw}SI%OqihYP79vZs1ZZSNX=FS0Z@HcyxaFN-$xO z7~9_6v>SBN6}X{BWNtCEpzs*Md~}8u+Y(k^8}Mp(>xSIfdGhAfD_N7p30N-+OME}2 zhqWiGl$+sb;L%{HQwB&~vTfz{g$trC_q#Igvnua+{kYW&e<5%6y5DrUaorB46SBBJ zO!@EF{ddN&(kmgHjQHBSsgy5=`i6nG<~~r~b9RNKalxXd-dp4!j52XNr9JFvsbm&> zm+#UBSngKw#^rp~VAULjoJ+_eRjXJ&<|JV@KdZAz!l4;xODicF_jTAw#lv8^N1;|nkDs75z5YPCaHM*?r$XQyw z&F0AUvzLn6+G)L#AgIFTcB}`y&E9w7pNt65(Vm#l-YO)pG3|25jrkVrdryw$+YGzq z4Mj;{8953F>b#+(qd0_`8PM%605sy9{p!S)wObpFy`oxWaisDTpBC78xLVv@-W5nm^4+;aEW$==N5P~3TK^3=Yw-tEWXq|q9kx0% zdA1RvOdDM%UB^tDkgAZW;qBn~(48rMZ5N^)1i!2Df%TE9w~9(O@~`OWE4%`QhffL; z6d#%=+|x!4GD_IW2KE$Fb*6*%3b494RyD)g3oaw9S1RGknuV|fp|jA8ENNs4^@Kg{ z-V91D4v69I{%kwfXKJ*RPr2a5ohmg1A9p;bj%jOdXdf4dfyK=cN;sMYBMn zdu2345SXzSrbvE8z&tp4QG&*GyQ7Ao+r`lhkD59e^$n^97@+D2CyKAtFs>+j%5$#| zmn#2XAAG%ZHx@$i7r%UR{};df>Go7`7$M{iy|pPvTwaz!Ton@_3reh*y3eP%uc$&90Fqy|E4BRq{@pIQPf z_v^Y*%WEuBjvxLj=Y`bxkAKhK)fazM2`HjEB1v%6PLWW`zb4|}?vuECTL>+N@rVDa zY{_aOX7BS8ob*>xNTtOx4uo`ka8o)!U1(ZUZId$%I|EcEbw8;*(Yg`Mw>g`t5yWBh zm)Fkv!+-FPg%|gwdz36$p*SNm05Yn>0q-W#I^KmDt`7KW)|!#aqTN^t&~VWfhq%^K zuRC9Ro;@M_un4m+n2TZ%{wbFa*RZ!QIZ(;(m8ra8{#&*c1DaVE1jog+t(#7my{mAV zPY_U3;iMae?z#)Xg=Ai}Z6k{||bb?bPoF%jYP?5qA ztV;^NmN(_faFtZ6Sd5z}zes~lk}NXn+-520UCjz?6r)?vp`*5QD#KAJzZ-|H-g99c zKS~YVmTr%k-NObkY746?N4Ji9YI`sQwKYTPiBru`TPGx54&2&6WuzMtR6o3!vCzdy zW!p-HE&DbyM#R(M7>3+*6nxA@N5>9%Nh#rB0^@LKQomyW-nwfJ1PnjnJc8r=Qd0C4IF+ygH_jbSP!FVecDo!D+z z8WP(DmI1rEH>GFWI7vDM0(H@59PSTcmSCc6Yp5>78HGG&LdOZcD19}W4l7tkWY$2! z$!2(MX+tF&W0u{XRGh8Kq(UvYQsQlgl1<*hg78hH1NR76eiHUPA5-G&J_uTk^<^?? zY8A6IAuR^nP{CgEf0=7iS^|mN({&=#DM7Fxy2DLd_)I3L?CZ9?czCh;{gexIVI@-_ z=#99B$^p@|mR;D>9R*1FUMqAh5)!VD2q*R=RG;|W&@?+zzV0-nGAVfxIoZ^Kw(kDu z!Tpau`Siy-KY2O-@+ar#Uq8S5qfb7%zxIQJ>Ia`Z8QtyN{n4ZGk9YEI`|?|(FGRBN ziN1p*qa&vbjTBI>-L*2%+wR);(z}j07t030vCB#jxypR?K?h7n6()h4^Sn2jp(=1E z$PmXKRL%*MEaltIMkp)w1IU?~I{%nsoRn;u3P#Gd%NFlTW#AX=kPJy_AtgZ;J5nr? z5?lUUz?QzlhvGt}n?aNc);X65`cg4l+DPrgsO*J6bWd{!%r;@^C(U#x#1>f0avhDEs;n}Z4oOSx-i<4gq zy@dhisMc~K4Fv%tDquUkjf)%ZyObSFQIP3eBFkLu;5DOqhlTn+JD=*E_@$8b zO@+u0vyU)mZ%}$Wk&lWg7PUEW1opnao}VcCZZ%#tQ~9aj!;>!#YLW>>b0?Q3ghJ** z{dlFgC5jI2#eCB_N862Qm44YCZDW@4!P)#iF7jF*Ict|Vv9fdA{*JUWmHHk!4S~vN zEU-kMuKFdFi8cpZx2?;sXJ@Y#JfL-pCw$|!@D}ignv1iQqGuWga#RyA@^Hlvzcttv z3Ge95*#rOk}cGR_-%^B2@@YQQU&IecNW6FERw8EK~ zphh|wsDusqh3nR0LHNQrwf3Id1Fp@r%oC7q+od9l1H;^aHKKk|z&e?-onT??W{egT zwaxPzBU3lMmR7lk%XjhInd6|AN<5KuQn_9y6(>E zcOs5WAq`n3gt<_@00weQ@C?=>tZA!?p&71>va|CrEzydsCDxQB8@vx zBf@8i!vLFz!-VByztd)Rh0?xK8s^y=Z*8HRfrXq(tG4U5Lrx12RLFkRj@xaSSOp+r zdPp!a`1=&<DMSrfU=K} zV*D(>?p(-*F?^(05$szZ7N2WXg0$W@9kVs0B;QzbyS)+77u!Jd>J8i?~a;kd%PLS$HhDI#$Z9(i@vYR4>(&yD=KV0X1e>wkZ6(Lyob zg3okgxKv1NLlGo#k%R$9IkfZf=&&59yGY4|8_XRNL4z0Pfq>8NhELMVFU?0af7*LV z>7+@Uk8*fDblPI88DNJnNZrQrL`z|~mVteNp7V1YZ5nwLBXMng%5&46iwgJO`Eyh> z2s!wjTs}^nyAeWJX;_^ApeERkY|&n&J#QK~W?>d-nGarHpyl@;T#V(dHT~gEiW&0Y zc!oljWg@(i#lDp-B z1TWYo190l>rQ-hr5xXX>q_jVS`3Uk~OD@r7Ryc=VMNZ|qexvoN0R7CDl97nzR3l+a zsYS?$9V8Kf^drYLnjn{G)BtOl3K!KDt8SRr4qGnT4MhnbGz2GHxLPQH;^q;f#3%7g zl?}yf(jUe-E9t|fbUA!gF3IDx7Cc@VhubnMiDr0chMoWvkInH#$LgkpzLWPV(mqCO zU1jO2cibLzrMQ-}esnTDdvWl3t}z~_=j};LkDYxSpQ&Bb+c=kj7doXD>1D^Z?#}ohAmI87H%^C>_A%Vy4L_) z8Mm|wBvPRAJpLg&Z~qnIg`)O2`>YM6y)SuPlG_u?h)A1~!s%`q?8s#JfAUxb$| zFlHepwjMm`Onygyfi%3S?BVK-t{Hr}E5)0xd#R?ovH&WrO=eS$4xh7C-}*AU9c1Xx z@VH`9+`ywDjzwf}Gy;|NnDd40LLjB5W94W?}^svQkJ^1#h4%fyOu3oH|PusA@vRssGn%io6B@oD{RkP1P zP5x4>)n%G?R_1wi@U};-R_qhB_SbwVLC`D!IZ;62@h;IuxJ|M#X|V*Vjo7g3Hf4y7 zH>lj{r?S@1=f^L;xbC)&JB(#D)!g!AtP!C);38C5GKQ)p6k6<7ZbtPU^$SJhXANbW-A;la(P7O57`*a;4hHrUP}OrK`&Y2*cdxO$pV z!h9e)KRwHR8=ej85>3&zN-DKcl@(;EdW?cyQA*7Jks#tRqNLmwiS=WbH@?A^p|5zk zQ+G?9VPTdM{BS@pq9&y@lu(C^*jBopKTlr6hF`Q(NA5(4n)0pEe4?;s_EPOX1sd09 zQ}DD34^=C(K4NuefBNL{vqv94zTx6F+pX0&8>j8*#>v=>Cja1iyAP5HDs5$9*up0;8%BM=jFb;^}LMY>BV!fLWp^#sQ30VmR1g(a4zO8waH>9n1n zU31#X)3*WTRPK84z(ACsO2NpJdKoCFiPkuv(ObIdr)wjwPTSKbZ#iwvcI&6rIOVjB zzYq?XPv&24a+NOp-tzdJz8nqB zudCxN?ne2u2!riE0s^{yML@B#s>y1sx3Ws0A5+C^(ldd4hCmo&sy%o4#%#-o=Vt!{9&c&qVtcK*Xp?@Q8u z`jbCI>iYQ`y(ItWCx3W$`05R6{gcxw2X*l4nkZvALYGmrM2OUaO_Z?1!z3`nF(gg! zw@acAw7+0#YKXAhYGJ3kF`ER4G(DP5(j}N_oCpL}ueBN8YIqWLrp{HELoU!VDrs~( zb)N-+kgK9R<%2b!CQ~Mf>-(6mZx}%P;^k4@n`Gpz)e*7My4BXCiECK-xu! zO7^&2osVnAY_dA4oqFV^{){?SWEQVIBa}paAR$G~r2(uCS4xw5fqI$Hpi)vas|k;G zWBmbko^e9l?_zb%UVQQP)ky@FS=Q#3Fh8sYMIa!qKGky%$AL4<^bf1f&NX8;Ssj2$ z#qVyWVXaQ-Afxg#DVRQYpDS7VwxJUi$|5+GEC^O=lU>2^Y6h%Kuqr5)$FBLhqbnq&4yRlMAW173Q>IEOI8&V3 zZUKjd6QvraNbqVp;i8*gK{r!}(SB+$#YvyA!}N;b3}J^5@b0B-U@1B4$MnP-Gg`FA zZ^Ftle|G+Sy9T1HT1y*Z>`?rqbRFE41m^^6L{PB@v`~qoYRaua7c0jEJWvC7 z&6hMD=qE~1xCd?H$YIxr>=i#o(5;$UXkwo?S;i=DV3NspFyTADhg%#1N)lW!VZRW^ zb>tra5Wy>~Rxa*fZ(6OnnA^7OLwczSuVdWf|rP}{q(F;|-JhyNVB2XU^}mXb#JnV{*y%rTmJ zKa#62?}ripvJvIRUS+%+)^^`T86;v4A3=w4AMM!a9-4(|Hza#JkhQf{qUxByr|fYl z6Top0G2(eB&FA2FIV%CK)vxU}Z`Rgar5(t|p2lO=Hh8}ML4rau*P|Z((iLO3Q@FXd z<>i{M?Wat#OK`-J>HnYog>H?&vuyz)Cxw;0i;&Y1qvGIt)#PZAfrFf5p^E_o1=)u+*W9x#;DECtML>yQ!<+yC0tAqd5S&s%Z&HJz5k#a2 z5s;!JROtdz1VmZ{DGH$`fRaB4{O{+Tdxf+OYh0K7|GqA_I}pbH*7v>dD9?DtGcNSC z))o){eq9Ma9*0M?!oiu-;=vWgLd?!Kf_q-*h2Jj*t(LreLk1{-SWhBos#kPXmdLnB zy~A|mF8%!;_NPOJFeVj*D4TNBr3%CyZ&*W1I@8y2zJU61i8p-c2mAr=*jKqQ1L)|x z9DC1WPP*7JZVt$CLWt*@(TydZ*~n{~1M<8D5<1rifEUD>^`l&h+4b8_D8A?~ev&MY zaSw^SEqWq6Xt6P(cjqMeTS78f^D6T{+^<``bbZ0^ImE;MtRq_p5sUSBWbnSdekKL_ z2+A%jIu-DYOkd(qt*ssYK;eoBYMLu8-*miGNTM5pM`*3IK!zbNANnQWN(BupX;YYA z^}(g_66Q7pA2NZ}?34WKmpo91{i%98$f>6Exxz*#*WQ!CWQUMk6HU(o;R|7d-@C4d zey|^Kkih15ysJ5;OKe(e0fu`afDI5q^Y#Yl+6V&rsM?y*EJ}L5R|oq(7qZpf=l4ZX z_ZMQ8W**>_Z?(Q+oYlo^J~9{ z>X4NSxst`n_n#ko*ZbV=zW2Gfs%DD?X6kX^IT0ia!3fac8^~()^f|Y_IqC1Qh+E*l zu)X%|n;Vym0*8Kz{XX>tZSRoGjyd__?>R}c1FslEof9;jdd!#%(2$%mIYP;1ZukTY zyZ3V+veOK~c6a-i_F6Yr$e6o~Alsx3i|_&GiKOM+*a)>P+hC^wZEeAv&tOw@#&F1m zOTNQe1M}?EQ>7E2h;>BU@6YRb#-lvdMQ&-%#U-XE+egyx+1-XR+QhXM+)T!oz7|UU z#O$?Y#23FPhm7sLfkV~Ykw4cv^8P1W|I*&ZkFRXh8=KStG}$}gZDcM>Uaf)a=iVXy zZVRlp;k6SfqkTmaA|)Ow4k&V=uuUUt)tjuTfT-hwyd8x3Ox~ben&zN9+cV*u35lDbpxv zaCeBTDiD_A?`)+c+<)8Xh@L#9v}EmalZnx>14!?4qfR@}w{=do-%EP2E5oxMd4lak zy+i-+&_8S+dHf0a&+_~FkK0F{*#49JzW(F(ksP~!C%>=%xa}6^KgsXwKW-m+_x7LU z_x$lbm4O;6#14SS|vDW_s(1%oK=Q}M@J83VLbnRLD;XG?*JP!Y?+mw(Lbt5=y(?)=9 zx<5&Pm7t2eJ$z~Jz3y52;XLb_lzW(`jgP?RGa^VJR$WY3-{2@%&CHwO+^I#tdnCNQ zr~RJ2AJX$Siq2u4H`68Na^vXJEcHsEr!d?+New_-Ay2ln6` zdg+HX`(OO@Cmgr`caIQkF{iz-S%m?IknzcIfIKFJu?(zX-8j^4bXqFaM-8PSVUY(-gy98EfJ-&_i%0#^ZPwq~ zF4G6ikG;!@_qeER@`e5`617tjmiDvurR{cO(nZn9P_jC-*2bu|_sWNh8CySjb7pIF z5z^9zvle$dPG9}@4>TkA)q%{=3&deEx^)e_rFkbjS$D-lKidRO%Oc3#tiaVsc;k1@G-GSof!W z5Dd^9tLER{IX|3Luj7JuafvsumyKQMue3~MNf~{|&hT)Dz%x0fI#p!QgFL5gbfGtJ z36n=0amza_jy#Hp^+kT@?1yjTSc<$B11{W9e8(r+M{DFe>>Z#!Dw4k|_3coGHAl&% zWQSQu?+Qcm(BFUQHurAE@un$`e&GG?fAk3o^m`tA!f_}3uaoY1VKLbCK{@n0cDVL3 z?GTL;sB=WGc1aA0_WFe|h^7dv5?QAL+;izjU7by34R}P?v!~ z0l8+v^R|O0Lr$Gw?A9ze_N!m|mwOK52N-WJ=lf{u{7^~q8AKrcfY){DKk=Fy*NCKj z*WO5&x^*qWV2r}}3C4tyi290F_XW$oF7y*$s`dY0eqcR1$mZSels<1KH#;Bp`O z88dkAJn8Mo%19aqAMhs~NqwGenz^pP5aw{`q+h~Zvj-)jH*_h#3$PR1}qd}(}x7Nv4v^AM9>n=PQ9xG zlmc06$P_~e8?dD?e>~5x!-Mu@kPgW_g;I8b;?pI@45F_Cfzb>Q!FwsLK?5oQMeu`FOGG^F7fuG?uGugG$%{;fHpZlqoy+f48owE z*I$}o+rEH6cKe+>weWfXGuY(T;;({i-+(hHinDMm7IhMRYy1HH|4 zQN1|S2gGhLQG*B&X}&OeTbIWN1)mITdH@O1h$jt|=4`YWdg?-+lsvdW$$2|L!O z3s{0giwm;^>A~7)!AWdsAMW+0F8Fr0x!*B&yW@-$;3Yal-F5)|&#a=C07Jopbb+wQ z*djRK{?IxCo$YmqF4d&=)S>w>7z!)|ZgPoNx7M4x-Q9B}FL4X<19Md$RO%^YJ$nc#Jx=nm+L0|lvo9|S?j94`?5J)Bj4?L|*pzS`{(&@TDa zn&Mmttmt#WG$Pf#3kcM)c95}yvt5p?&Ls}pg-w3%t6lW3U5lw+%HP`5^`c@-qacmq z^hWs$z^AiO-Y7D_a7cxr zI#V*;(f+vj#k#P`i~Y6hZ7wYfYv)7ac~1ModIUl@oXUSht3apHv7pV_2V@o$C5mFz z1)?w)F?1|}o}=$}{D~(Yar;|ubuQNo=C{vX^<@XX``nEq@_z&WeDu+`o8IaUN8RpM z7Dpd_BM8~OY}vc*F((~&k5FH4bo9{}Lk~FiZb#qmF8MExeqhA+k3QO&yqH_)d@ROS zZmz+gR3gj3``IsJ~)f@?(k^^n!> z;*?ljkWRI&6@czpqdlI;Y*dUMgW)z}xU53J)1<=zh^9M!jlkPiq??9E9HP=hqW+N8 zjo92g$i7QHKWzp&IexgMC90-Q z+D7-h(<3_PJcCvA#(;-fES@#85>u$VXX1|tu*hJN5*OY;XZ7(|#U(?SmS_8`Z5yPe z$4?N#7y|T(N~espM#o_}v$r}6d)lv!51+NNsos_Jq0j_b z?L|p1ip?Y>7IgNr!aZ?RB9DqIi(WPoYUs&?&<*JV$gHrmWMsbP-g*Pycz&!BvvdZC z#mS>0mcYp%%G#*sF1Q5|5GEK9(ZNKdG%CE!K!c`P4Hr&{Z6ZY-bO770tyjv$y!2iN*+#G(acvTv>gz*RH*f!Y ztdh|3vONSHWhH2q;Yt{inGEe;;Elrgu6(W6T)tT~o@fP*31DwPief@V*==-VzTj!l z){9o(ce&O6sKb@_+P&t9u?k!AggTcJxoIZBvV3$HZ7hu|`YCy@l{fI}_p`baMjmP= zjZ_Ionuys)n;o1cD5QFe)-x;kfz>@(6$xc5RtrTrB|T15F-_R0I^g7vb*XX&3ZC#u zFJx6Z?2J1DnYN-H;tV=B*;sFbJdvv`HmSXVXT~ZL{0>jGh&$%PL-`hRuwBf9D@)pj ziNY=DJnKuWE-jJcgyoz3z|egm8%g2=)mHn_it2O{N;medf4qu*ErE2slpfTpZSlg; zN}=Q;BGJm8^R+7e^-X^mtE7u1c$ywgmUAR(1QN6wbVz&FB>-}jp7naa!m8SWk_#6X z&Z!=(ib4}L0v<$+>E<6y)3$P6Kk}|vg??qELn4wlkbp$51ua(kA=2p_vs(CCTj%~V ztEkT2UA#7{^rXB2oqPh-Wbf2EP1CvbtgrehRtb78N$gC!2=Ur?i;a`(>sX+j`a6k}tAw@x;eEN-TW@&;gGI%0xmM$*H3%IaO+F={f#Fp)XU zjUI~JomYO7RScj3PiSpdyRrIck%t27SYkQ!As1Dv$Gn==7u{)1~&ir*{sI@XB<76c*2xh;OnWIxIm#tcuJlT@IRr_lyp*d?11qb0{}C%b>y3ZU>EQwEqmgdyOSFk?JZCfe+<8NpQ{NrK4kn zin{+2n<$>JQg7Y+6S3;*$u0CMWEs|7iZBLiEhq!A_F*3lU#<9oCqE_3CuN<_1I>`| z2e<=lF>M-~JF`ryk+&)l=2^e9Up`eKa(8=AV^tH=dI8MWrHm;2OMUNj>70b=d~5?! zzEZ)Q{evnDL<|5?s!Mmw@M%Q;SU?5w2Rjl=Yg=%Q%> z!+qBE)(Hn}_aPbuD6pEJ^SWVGz#Tv$BfSf`9E^XU^)_)TEE@;PQkaguz&i zNPwhxYW$T^s^iKV__1GN6?w$2W!0<1Q10R}!Gf7gu+7+swLh5E%E@}pBUmN$04PFx z6ujhF@Cm_M`6Z%oUTBB81>D+1+DXNlh?|e9^qP_4N ziU`VkKXRm9#8`1L^CWt_{-0SeRRXJ(eBj;JjaBi;+2^5o?PT5btPB=7X`0j-o@kX( z!4tmq_*k8pfK9y45-40zU(4O{DTI2Q)uv5Z!d;H{Ug?BU!eb`x$_Pygf2fAdeWIBy z?ZQFcK;c=xb`MtfH4$F%F4vf_YF9jbu`@5j3IWZ|CKx)f~_Mf|K zUDq1`@N#pxduTZnuw=!_uArmQ@XK|WzjB+)}FEqpxV!} zs1VfphopdyIAZf2k7tz-?r>_0ljr2M<(!r*sZw>ANDN1wJGo2Y40KNYGgjxI_7ui3 zC=TKXDC6|12@y{`M_US6$_c+N!t75py6~*s%YJkvZIS)!z?m`Pvji$}D{~_l{u5hI zW;P~y0~Jqr{~4=LJ1j%3r{Gx&mvuLK?Iw9(axm}yC?~6uy}jv^tZLvQCLp~W6bmw| zW1%uF1{+I6!cio!SRE75Hz|aD)ac%e%+!dxstKaZS@5FAxYsc`^7m*p8#+?0Kp%D5 zXnm#`wRx8!<6HjhdN7zBIw{)U#)LZ~SRTKr$UOapj@s_^U`~Ha4 zeGU9n&TH>Utm@QZl{re$R37w`3}qyT6nJ1K>1IPn_K!Mro_-xx7irQNfub+&+5)Pw z>KbD&ScU~x+*aOekn@Pj0Hl;U$sIJZQ+~<+vp`#~bngs2(ducB+V8kl;k|Zy4`7uhIaU{r zR-SeHpl4l(h6YElT9=lLMt-Dpx1Mw_R`scEbz>&ob2A3wmbpq@C~NO%TB}BjZ{T&W zTj7r^%@NX(<^YoqAge8;McH<*>K+kD2$oTa+`W&pN{=YYy1Q6a{D3x`%f@lKS=obN z?7Q`03LWX2elk`q9bwg$J3eb3tYqZcN@c(~gh!j?Q0Zj7^QE!MmHI}sBUz32q}Q!X zz~vBQaS+yCyMU1FewWn<$B5h%SbVLa>38DA$zLtK%br4V4mkt+zgykQp2aHkwRIyA z|9EZH3|6Lg6o}IxW$41OT8OdTE4r~Jr!hcm-5{#ry^0EWE&7JkTYCujMoe>Fb$zI7 zf`>rIk`dwK5P9LCAJy2U=~w?+`?YyQ-hl9E{W^n@f;0LHchNbpd(SZ1e0OZtHgCWL zfvtLdP(2c!;|BOM{YbDuf|U%cDHX2G9`Qg{cejCe#siRP^0lIOV#<;Zk%3)3X@3u^ z6|Te8r?HAcq24kInoKjuQ#vM&uVq+7gdk#h)&g4on15TPIjW(-po1jBxVEORq~6on zwhb5R&bCycf)ifp7Oc`K_MH0MVNi@^2B15Td{Ru(n7B)M0~P;z+BaFXD@cxFMm_kz zPEuE^C$jEIZ--T%J5~$aoR3~BR)N=;R<<8{)~GQdulh@DC7mM0hBa5T`i9e3g%4tA z8NLm&Z&f9Cl@%o_aYvCb=dxHCZC&%$tXdeU(~vdBPL|Cej(1Ni6Pq#_llY0?uCl>yT1RNs1= z$~cqlqlRU)rc~sz`J14+Ai&*hTqiQ?FHT^}QCZ*E2f76SEB~ptDHjMvBqy{%#zHu{ zYp^VOY57_etKD0%x=ZH8b_7bDQl0F0vifa`pM@iw9VR;Sc?0|BJayjs8?5d}_o#9U zy4PK?3Jy$fqi+|zEFy(98HLz zZU|WTRM~S=Ia%GG`xdLbialQvt0pp`X`l@|pw2tPs5ccqNGqfgxi{Z+RI|FU;nZWM z;tcH(*`E{NnToP=Z1Ej# ziE!?4fJlPWNDttkhUyF`HE40G@?K|oultdCtDLOvb#6pv(Q%zATA-ILHP<`AngGN{ z4SLZFKgoM7MDETDuN$kTyck#mD&TEAx|X} z)RRw)6+w|lhJ7{nytih16uM@={~lI-Z4wl+t1$n}3b2Z%ft8cpyKwHNM_I`U-}ib} zhxR&!Pw4eJG8mm>jk1WJs^KjS);r31Eilv`G-P!@qL`&K@YByE^szmfhMhSYB_|BW z9Q`??akGIa+e;$vSu2tIgJ-k4;}E&5*2}vz+lp_MNYJgiG2+w9?&r)f;1VKe8-^2-EGovstw*15ATZ z=vlG8CfdcMs|3RANI1m$Dr7{Tb_;^x1`;8U2mtfI;ZJAf{;|cfn_Mul{qfYHM=9;Uq9?RpXvA!ITmOT;gfYan8X0 zEBWr=+pNy@-=YJl7KG@9Ps6doh|u-Wp-9~XgRh*d*MD%;;|8#@lx^7@?!C(1@Y-2L zh7_s5EV%_0pY@X}dDSYt4}!?Uw9Xof#w@B0ek9EuTyG*it8lV9$6O;;_aUKKvD*Ea zC$cKU4rOnGKc9s{>J3Nlj#Ll$O>aGt?-f7LSzU=$o7ERSIvGJVOg0K&k#jaE5Ljmj zhAk^Dyn&6=<=T4hCb>{18dhv3j#X#CHn1KEd4n}sN?AEsotIyoRa779Mn)TeBMy-6 z&Q6g1feSmfAa{3A#4#gU$FVDzh_kv1~7I-!}=nys0)FkvM}v}?gTw)tb|I0 z`Q(dMQg$p#VAg#O5B|3J!4guMxzi< z8SawVAYYxcG0TAhL43JonuTZW+!Ib{a0j~!_C|ez)rJ*=jQWC>Q6rj9(S0dB>(4xw z)!}4{M4~(kXMaM@&Ohs#DL_N`@upiPUx+Yogyv9~!0s^*!$Zllgl~1MPo^WM-m|u& znh$gy@wJtDlNJ{E246dGz(JsMmCACVXJQv2ZmBm=@B^LmUlFT@4wGg!j&`7?W#7iU?qU7sb}xC>D|s< z1-a1Bgn^oS9RFH*1Al+aiU{0fNzX!c+_2(o1&u^c57s!)=I0oa4-|NBoxj!JS{O0O zbTG+UcMFP@oKRh0I0SB>l{ToJfwNx8Du;~x2p9}n-t)j_1kvK>ls+?>sWNiLfEpzJbSioy1}fRx(izYoPsb?~A1BMZ#8T9W zvb@2u1pWTs65R3i7rn_1=S0yPl?6uEG%FcV|L<7E(+`%hgVCSJ?Yn6u9x%ix zzrcDi!Nh9m#%{4{Y-t-%wb(@>fI#B_Qg`ukHPT1&xShuMsZ<+h{sXJyNifz#tCkf* zNHpWIz8q9Zk$u)hRCnWx4`P+db2@yxZ8mZz-5p2XGOr=Dd}(+o>*q@E^=Drit2^ZB zbj`BW+t30E(a4BYR#YOa!1Edhx)8ay&U-kk%%N9@Q!m1pB35l=-$YZdXH*};vlhH| z_o}Hh;D@BYzSZ#m&^`}tb3Sd z;~}BXw*0&B20G_|gHZZ~7wFQTe zi5vl%;aMxO;0<>qM9!<=I9j}t7@K02(=&NZ;b4lQwP@>XOPS`UF3W0&Jg_m-B%ak~ z3#n^_041?Ds>@!pw6lcj-uzEkoyd#PpACSi=bLoyR|o)!hZG#eMed(~dg#HCdX!|erNR*!Fy z_gb*p`P(nCY61B|=Tw1|$Ss#Q#49zXpJ92giOcoe@&0kb&L4F$3!ZS}^gOE>lYRh)$bV~kW2$n|j;~8)8<|TIRJY)@w@z@k zhKMs$^D63MR?YKeDuRd&Qf&B}8L=pyffpawtRj!0rouu}9rLeX0o`+?Rb6#yXR)`j z`Q7WT0<+@@D2383%xs-5gq*M^nOAFRpSHMF@dFRL4XZ$x9mx zVN0~GR-E^~46C+LTPdPRM8psjtCB~ov*tuLDB+UB$7;b7ZXNyQST*`$GLRG_KcF1S z*K%XwhUh-9!ZiZD{~43bUpQ(7U|b3#P=^f1!H6Q(6q=fSq=?TV&NTH_;aNA|J!e($ zGk_j_xV!;^k z#19WGCvM;%*uU6n?)~>;H$VMrtj={D!I`!&@Ggj~CfdCQ9S9;>VGp!tt;E>3-D-t= zV9uMTk}-?iVLxRrT{L1T{+eqiW>b6vZ$FJy@ottm%ceu3LgcQ<6H(@O0Js*1fz^t4 zIc3NyRRmw#1;D&Hm$bNKl=CX{jjT3F=6!T#?;d)rD+^uWhdxi0B zi$rFkn!2T979zHWpG+X4H2SA`)`Hcoce({sHZ|qhY73lXRq!m$NiUn%!TnM?vs$?Y zpZ_MSayP@U@PVAH=(l^grm1*^_g z4;!QDgS8mT|I?ZnQswFsH5{}mt`H5k{u_J%UPV|-$Hbc0;M!0JL|e`7WyCuMHghH? ztV{x&eAAVLTCEZPy2Q?;_m&t7PS_sedRXgezh|xE3CRd^AHq?&d4+YZ~(_> zY}j3lWwkT!B^DHJ!N$Ks9hO7wQSBn4k)pU9m zxpA{9c?>$WAs0gm1r0eQ?luurxCLAP{`ag31atH`#g$G}MsLZA$g@D^k+m?8(fmMx zrFiC5SJp2AO0&LAH3xN2caY+e5iP@@$Wp%uzLz5R>0f1)_zI7t>CZke+H{jfOP?eh~%CXID+^c(MmNluJMF;YwcM(=iirAyaCIy z4rH~blZ7)Ye^q=;luQKhb-Gg<7H+}T6W+=ywlblxfI>mbMKJlLOCh405mR=zSWtSe zc>|b23P6Gbq0NJcoiTn!>sTaHIj;M$mG}CwtFyXL1ruVnLyR*3U+`J!_s+2N3G>48hiTW#wFh&YQc{8hhcgqlt4q7Ab|b&^3#?{6xr(qyO^ri$V@;y&cBDqV0S3_t1TW=0lYR}V z^IPY>hgAZvesI-*{*(90yUe_SZOc7#l+iVlyHw8WBY!zo&DJJfN1GEEYi=W?MI;3p zzg+EFQMBL(Hb4FeRu|%bmJ1kF;{P&v?WRWL#pWO&{4AoLr5TgQyRi@p)9@B@8wZ!c zb6lDn6z}>v;2IPZuNvp6P{sY@%~ySi3a+D4h@`g+9?ii3fE~Qf@z|m}aUox;kP&U3 zepgnr85u%sK*KEvQlQvS7odHP4cG4Y?^rEx%QwDr^nTYjRL;Oj*I^YqA3GN?7?z@4 zK59c~k!cQ$K)gsvU7od&51jEuR!7=CMq_#B_$(6^@GQ4XyfP)eGqe7!cm|&ISymyf zB*;W7sWBD}`(_YLv`6L(K0R)8MulhXUhc>hkB2{K;$3R#ZUubSgT&E80HAtF4z5jy z7BbC^uf2{{u#gT9u0uK|Qfuuny1k2Sj?n*!=kZwuuf6p*FK<@!Q$ooQ6pbUK<_4H# z?V=@vj@P_#9}6?m54vTnjwC;tMA8g-7UI4|@!SF&Mq>ldva!G`c-HTp6swBh0Od5# z5@W@hiA+;h(3{PyQF{Z0SkO7k_6{&Ul>r;Ov*;d=CVyT+!d=2yc4S- zwTRb?Y#J3~bxbHh@!ER5`GLqVlrAjFjBzb zr6r45U|6B6I~$(0;0HP%c|5CjROL_+KZL!dqMaTT5|xEe;_VsUL!Pw|3$|X7H-LeW zO?tNe@B?Z#eM9b${D3YJH6fS`tA#4Ad(~I5I+F{@G_CXTtagU_{K)q9X~3j)4cD60 zm9O>q8^tO|)ue)QUNa|;GLTebJ|9`{>FuTyRmrtK^Xe5T){HI^9KfV-5RfM(eKD3w z1U4LM1&$W0h3u{K(YLV*2n&-+y3T7SXhX}>NG0q7+BOl8uT@ctc+79HDm$?|5;WT6 z;Zkv?&uiYQ#wMP@BCfW>nIT?|~#Q+BxSB?Z9ppwb1fy&9+e8-zv z4HU+mKy_FJL}f}`6$g!2MCIMMB&&s6uyyWf`&^n*@vq&1`mWiri=- zVwvG-vu5+AK~cF|x4QzXcs zTNFA)n6SR2h&zKZW_44#D!kXuOV75Ymvk=pQfiqSYpPs$uhDrhygJ#XZ8*A+W0L?lx~<|YaCJX@ARC2En{n9oH_0*@N6)mpK|wt} zLNdG4aYM=WpA&ApM=%Z*7p9LClph5y82x)7}_>dAy0nPd5 zkL`1LS|!4CZ~mzj9Hej0gj2d`(J<;J);(f>!sZQQQ#ffz>Hb+X-78#%RjYo(`T}b~ zb&c8j44PbF0K3U9TN#1=`YU2}PP_r*r%ect(vupvz!X*q$svBhI&%vOtc3TS)vW4} z0|pnUiX4jGu|2v7mVt8sk^MFyT&ZC`{EMu@h)Cauh~W$f0r3N48ft(-D9p@m$=b7S zz2zY*(;l?j`9E4}{6GXuAWkqMD(LhcWQMKBS$PAq55%f`I!D!YkZVg@B7Jp$Dl9=r zrM8Yi?O8W}G*R9bRhN*?p?@NCe7%YO z9?B%Ib?C-!Jm|Wy3S?4XPQGnOu#9Mb1|ozsfZ|l!l=2PFHx^B065wk8 zlhvUL*sKCseeO7$H*7^vAWE^!7f?hG4Y~9Ne)(Ih!rG%kMCL^-h)0mWZhOs!+YRqT z!JgHM*Z#I=HEnK{S6Zd1j;Td?Ryik9jU%c+*4`*S>*)|ZR+mdnC`kZM7y&++V2Dpb zZARGEtgp(Aeen(VxgE1~2LAKItS-$&Cl+YBIIr-5)|Vva-Is59(Q7tcVaDVwr>tZ? z=AKL~xcBk_a+kV0vTlQcL+~R^vgs99PS&y4V>MKEDZ4r*S%&ZC>-iJfR--!f*X;U& zV#vwo#;P_sUK-&PcMF?{RZW9lR<5Pu#)2)LtP^g>sv59y>c^?Mv2)Ys-j%%(H^6|S zOOqH|@dJ_Fxm%EBCK`!`7!Y6S^Gxwg8=6y4k2>Y|S%te~mlxQEe|2T! z2}7%dYY>(LpS0da0n>ci`LU|f;!Y-ZtMV=iIEz*|gTX@f#lh%tcmoxm^?y37%KxQm z04yD2FH!b3CP))8e*`sYOjGBppt{dEgVhKHXhb4pCDTklcEG=y4#2AIV_IiXX{F}w zeCe-N;6*~3TmameCrr7WmGWE+t};nkHD2p;?>~3hdc&`<>K0{|H#1=JSEbf&2tYf) zmzmN?XFgU7xl6ZmCss-G;i4Tdyq_+Fkm%Xvgr@H^fIl;ERXndh|72E4lNwUV%2Rlj z7JZZggj^Bppo)pUV4k(&2mb6atkQ>*|5K4m0^<{DakDSKnAjMX+&1U6@CG_B`Yfw* zL7Z*P47cBA3?M1J9B=^=w-QM|u88JzK7FHDb#*<&&Rj)9*-Bf!tnHSw&4 zn!EGXd#!M_P1t1!YJjk-xWJ&u*gUP`sUDvePZinkUh5B7Rcb~?QNr3PBR5te7&7Q^ zdC)kBojjhka%11^GXUQ-a%FD@3Ha(vT-r1vGXR}h_eE1G@3qq1`SMLzMeERhkpMJz z=nPEf+EMt%CY|U5+Q5|eTDV(h@mcUyq66GX+dyWVP5w%YA!D4ta`ftD%Zdw%&8Iz& zRjQesmSZ1$Al)6f8RThT!->csx2dAKZ@Zb}9po0{2gfnJ4f|&_wIYT}+=Q5+1T^_; zP@T?V|^}1WLN;(%F zWV|jJkrX-nSKOQlY-5H+LIRc5O1<@H?-jm^_K2V@(j1Bf!~=k4ggq80ODG?;XYF48 zabT?s6-4g?D^}qH(0$E}a2>KZ)m{&0j9LmcWWO~f zmJ0Llh9b93U&OBQ{XqPlRZ=iUjF%o*Uz#!mk;JoBvW%nLEz&qR`d|jj6TMfSP!Leb z1I!kNPsj)aDXpA=XaD6&)$UqKGPOv(SL1;2tVV!bcr%Jz=mD#hO!GxoW|i2AR6Q&j zx4;T`$-B4(YBNTvU!wU_w0diGK`0$)0)BYGi^QQ!6PS&%CvX$j(mKnt7GlBX-Iptq zMf6QHp$zhgFrX(x*LLR_Mm8rT#*U_mTNSInaUQE`H~=Yvc3amjye7XE$dT2pN2Xnu zETe#FZoK^u9dD}VK7aOPhDUxj(gSF(32gsj&wx<_pC!f2AA1&p2pOT6(hBduv>~f{;A?+N_#|3f!oP z>~8H6+mEh|lS|?!OX$3A&swp1KR%1fktJDhk*GWAaRPGMrYt0Ah>VR^%@bDgtWOPD z4Z4z`9WqfABy(dGh@@XB(JT=j;<&*>MX5p%<48@kiC?EX9;%O^Q+5}tW7F_LNtU`5h(U6`c+`<-5NZdow6&WpI z7TK=&wVv_|td4d~d?4dwW(m;5syPtk58xa0Nsd&^inq?aJgf3l@kyu#5@-pe<_7Db zRMW_(`CyThXRYLf&+xUpyBRH;1K6Z)EY2qX%84sLrod9uJ5A@Qa}+?uw;>FWzIk)8op9(Xo%B(yQsW{QEu~s zH;_8nXn_=rEM~(83MXsx1lgM@fT<Y>zIHqs?^rCCi$WiX(NDpq*big)?Fo3hFi zq>hEPIs>#~%om8^mj7z^fVovQtX49j+rFID%qv2M&}&tkcn|3pq(KdxHzuOXS!E|Z z>L*!^^u2h!GsymeSvrWJl;i}+F>K>mPg?E2AG>uPJPW`SVFT+@v&Y0@PkEdIbYKSu z2@Om08n3vLz1?TTYV^lIP0_jG2cShtPsev;Y=hn%Pm?U8lE41*U$aWpgyN2oH5d-W zNCeBI6)`5Vn%2K88#}3z6F%o^D=bneib3XW!jZBJRa_em8O$XXWP^|)lMfVbZ08xb zVii`J89oY3Qn=i*sc|03*34Lw_Jp1Rs}=8Zy)UxL1=3)OvPBR*Pfd#kw2>uA3!z}v zZb2mXb%Lx*-wkPGWLv~42Mu;R5J^I29GARI?k2E-3&n(J@5 zW#c)Oa~|9HZ190Xwb8v^Csye}2!uNQ?$%f*iUuGU8a*+};1+5pAE;CtKYq??z}IQV zDOyJ9Z-sE7W9&~vV1rD`=JQ@FG4?f2Wwqx>xmI34qM;dsc$g_HUiVYDP3cS;T3*0XAfsT#OB^!7`#y7~G|zc6QCT$EtNO;_II ziDBfi@0H^ks}+9Mc(b*EnMJ{;Yf>ValiW2y5JiBbET+&E@azIo3aU|SbNu89LZ&J3|WO2tA#A1d!>J2 zm42?(Zbm9nV??_tA^Zy9!T4SFeuJHn~IxK&}Q(W^|SYP-9QRA6oK^a8UldgTO&ik&-Di!s#V9c_+TcMGSEqON+#S79X zp%#%YMB&DE$3GUUDt1u5@1`CZ}PSFj}L6#_}^H?YRJMF+Yx1& zQ<<#IS?(6%BNi09+qqkXdaHZGE3=xRZL~+}W~^qGSJlaBQ!s^Hs9qm$^URvqK`Ks5~Z!=mwC(vWDZ+Ct>s_|gumIAlSF`t%{>gq$ECH-w5z zAYp=e1-@3LlE2Dt$140$3{)jMSq5;^Kf`@gat4sGh^(QHh2HTEM3^!4fnGYBfgtTU zg+NcGaH{z+4y4)pNm1Ei^OV=JDme!in>}}}sP|`N170?pNR>P_a&55}*ZHcrWw{|B z#Fy7H=3nJ5$h3x;hH_U;PN`y^wNe*c!Ffge4fBl|2u2X2Fkfu(L)}HG9AIfBAE=zH z*L{Lji?lfc68O<|P=Cu}oB?BZs+SQ!c6|%>j}diyFJTqX(1*dpUUIiooX}XL8lwiL zrBq6bc3X9%~0-REd0A!k|I&wm!a9uM4OuJ~6qsB_u|FdqKK4n#3M3-OI zswoS{mSVZB_89h69*8AeZtYn&H($)^Oy69xq9x}H%nkNy^N3sK!}NJWEo~Y6{-3q; zotJX*hOL$D2QbOK0m|UMmOhXDOW?flzN(1c#_3mB`8<@h9V&YvgOW+!snhBgK;U)- z8NIILE``Y5IrYR?o!Px;f=zsfp2hM-Be4w!7vh$m)Qs3%H-cbcuRTDc|Do$m11p16$wG9rHT>D0EYgSEP z8-~mfm(o)`7wVVs8fz+TOVj)GUJKE%^VPgpFE%Tp01P~#ttKK2kYM0)S(dOgd0C8x z-QJ(Gx^yl@t0AeZpgF<-R9;~}B!oSO9#$jF=HOwgOc#vw-LaFxf5pXs>LL@_qwN@D zn(a32&q`MOfy>6K?Ws}tvNG2h$P#VkrI}NN3?1;1QqFrV)CHZ-{%=<4?1w%#%i1M* z8=tj}4NdpPr6nn;(HpA;_UB{&PpqmnTvjAE{#CTWB{LvoT{8t4Z+wmHSI)pE@5pLK zug%92WP%Ji5KsrXk>MkESe&#%)3X-x*Uhg!k=5`#?Ta%D;SFS*)!Y$knf4Tg656t@ z4^zN0I{!Fk)oC3A9O&?g1ynNhHjJ;x<*_M^SPa@8lS1yYIlbZv&DDsx8Uv1}+GsU> z$oASrQ(B|2=|#1>^MqezRdmYIia~|~#np_+r<|wHDN$C|HO;?_AET^!Q6?tygP@%4 z3h-`FrUy*8q#3;ab+y~FDyZzBA()So!BeV-KgeR1+B<=bAhOBeEB^IU;uh-T!fY)R z3%OYD*t-yM@LjNr)rWYMRgT`Bm)sWF^wn&%0nN_aHEw77k-mkE)#4*L;{&-7=Y9 z=2v-_+y~&hpOhTtXkb&2=11PZ{?&N4{^{GSnkti}Xp;qlH`E{hYFUZ~=LE%i2U<}3 zTAfpWm(^ib7RiGYp3VTWkCaW9mr#VWpgtS*u;k}xwP7JEe!#kG=L9K5fhX^>p5-mP*R6B^H>>1|v+W${&Z_7Id4g{CZ7Jm>GkKj% zv*KNjyA`W?gG5Q!OeeWE+}!dG18qoV6Fe%z^0hP2IsViY&xArCE7mvntom|tZPc>C za=`}zk=IJt1w5 zEUVUS@K>^o#8~@%Wd@qQh9ZeyTKq>grDk>OH{Z?ba+}hGQR`HMy3km=yIP(yAxw{m zw6%Slm7MV3Kedvf=;Fv+aDXQL)O3Qf69v*E1_@;I_ICYvJ6T(Y&6#1}Nz1%+F%`ISFq73vtkK{1;fi%Vg1tly;CUbUg-HXB*-1NY;#G10_+ zv%KcFy;l$1RKF&+*dUdP2aWkxcmv(u!&r@)k)kLY+2L8TQ|>mpx;9yaO}5seDV(gW z`}A3j61KM~0a6_Y#(-eSGIp>j)kxztN3T-Dyf|OWo~)i^Wt;q?e88v;Rs!n7uFPI# zgkF$XP>I}sdnHyOA#ECj=Ce9hc+H?(dh*_@fo3gPRx94+zF%G8(qgs&%E_9kVZ#5i zA;7aP=7=zm2%U9SEA`e(j$_pXL9j8+2y^%{)gTic^b|VYK;LOFzBL6I^=xC=r6yIyU$?qn zVO0}4n^w?OStVnT@jYmHc8&C)ChIMqh4;F(Bg^pas0%w;hRt-Mq^=6W+%hRW0ds(7 z@~na%*m}t>t9GrRR_k+TE>3$to=~PaH_L1wRlBE}y`BHTSk>Z>RdBo9MOlcm&xPrg zkWJF%YU=$3ETg+|<<-#Oi*Ftk4)r?>ULH4BAZi{tZ(_luRmYV#aP+lV)fb5Lfay)$ zNFCT@1|nE^bVQepb?3$wVnKJ)8=zTl4YNR%@fD3^=hfV$M(T383^aLgkzBiSWB=hX zvFfU4)v+FrC*-aSgu>v{tj``n=`E`j@ACG`#;SfaJ~fY+XsA4*kbrED9KM6ait&?t zpzyUir(K0rR5#LwN=z{jaG^5NGF2$`lu2IkyozgYo%@%ps>nvRY-l(*15y7AM(#97 zw+vWVUe=~;3N_4AWN$8y=$EByIa$H@wF|?`FtQ*kHh$fzxPrRLwco^XZf8LvZn@!I z@6`<7gaVJngp2;nxEZ2V@osg0M7=duRV!sx@)7R=L9nXq9O`|02hz=czE}J0*mDh_{|CvB(Ryju^}#f?(|_Q{`J*6tWqV-GP{vErJ%a--Jbg}-{rQWq$n+B zwU7^VUU3~(7kaRM_<|m%m6_033H)}kW70YQ&MOl2W;M7gcOi&gHaM8D zLQ*gkw>_gSU7qQG%rUHLwh)xpgm(~38)RfdifB{{MiflGY1jLTB=I;jE<-vtl;=!1 z3Hx7cw?|HwLA%)NUzhv$STzWk_iDt#*9uP)Zx2F35Fh8sWKa=<@80x$R*5bRGs_FX z^AN$J(?84T78Z%7^txlR{|tWXD!;)hp&(NL-fI{XNsXNY!y(k86imEX(;=x;8&iH@ zvTdNkWzs5zKtoHUuDo_unk`h|M)0f1)8^M%wY7#bB;)}1@dkK8@P?6TI|hu1+p3xK zTDe;VRBqJQo7?!_vKK#EOHHvUx@;0KVG zsfj{2Y@lgYE3x2PBUX)x%cr8!347BZ;94OCremz46o0f&y@5)W@x`BwRm~{nF#T&* zN5E|Wv9v2C+ypM?t=G;#=ls)Fz6@oLEK)~jP;FrC+6uzESWmsXFlNC&uv);1H~#ZB ztm4pO%fwgb3@8au-O@dWm8%*ZxN0x%{`ZO1>_gHjZChzm(b|lmIcffue3mh!wsWNr zW4qJOu!@u(Tm(@+UrPrO#D}(t5lD!~99m%T(s@1eX|ako=crO1;I&Qc3544H+A=i2 zOme|sYhP>Y99glFY91bu;oIC;OxVVEfz=xZnPqaNh`)Aw4~|t@3EFVPB&EhECH$)- z*?MW>xRee^f7ISU_XdxTReTQYq4kcSY!RhzWDMCwCXc+-JjkMsg+IIa!r6(0f*_I+Z~(%|Lmt9E(*UaF?+}0n%rLzHxI39g{m= zl~vYIzX)na?=AU`^jP?gRxzJ7(C?|e*UqD#&8lfVBOemt=!6*J=LdYeM6KQ7M0ab^ z>VkqM)!l!c)dd!wNvkCVP487>2LkO~*mWCqairyTV+#t6&wVGWmbZw9dP?Dv$t)0+ zL7Z@M3M5Mt)YY9<8>e4)1!Sl6mO9ogizf^>NBfpjp{2IamYW9GuK3r_yg61$zjLT& zfs~!u<}=Rb%z+)9$}qNDf2$I=9{r!JlE}&eBWy*UkT9cLkk_CQ6YaA|NqN>ngz5g+ zzp-kOjag`8w!vNCPwE0!4N3ydF>HZFkT+1sh)z6>RRxTtlcE)`N|{D9q&^V|K=TaN z$r25zz1NKw{4}d6Q$#Bb<3yNDiD$~jCUvTY0>YwY85KWpz00t=u#g_>3&4_mfI^w+ z8kNx)-#Qr~d2r8K$z4u7idB_$bnuCk^Mujo(g^j`G-x1Q_5$>(ck4Ib7ptl@?fB5P zUE6d{v(W_kX=u-_gm#cKP{9fR=$~R0@}!WWQY*qtc^3>rbH^3~pjR5m?NwP{XZBVj z(w69A@vqUM(Rxd7gT@ctO8X@Jr){HCrG`0pSyp`({=_tMARX&%VQ)#0s1_?2+~ubA zRk&N-@dsE9X-4I;q{iXBqUB&KQ#~AL7g@^a^Tlfy(DKc1pSThU=YSVn+LWDCIz>Yg zkoIu~(~LsNy51__F5AyzmCTVHG5JQkHf%I?f#xJ}x?L{TIA^Qm_g@)p9p!@eF%NX} zaFQ^eDKOwGqT~2Y$V4D)xuo1@bNrr1|l3+f3h*kSL3oh$;aC{O^0p%A%Nl`Y(YjjuPWxDC)2 zx0BDJe1=JYoWXSqwOBw@2EBpGjUDl?7R}LT&%{np2V{y&+j(G%BT)#b!nf)Bg4NFN zc~;F0vVXGTNoJxnkhTVF@p8(RfA zXNd`1&0kM_@`@A8?nUlI1^{{D45$@?q0JlgOh@UaBquDqfzHRj&FVOkAufPv5;r!C zAEU;y3}a%jVyf)P-U?Q`{a;{JOGHmPG+Oz3zNWHN6l*IKVHnLzJ65Z zciT2~lF(v-R6|4EaF`AS_^oL5Pwu{oe3mprfn}eeoDfzFYXEWT?!nE-k&NRBD{tT` zk7pH8)sCo0T_$d2F^ZWBcbBjUy$?i?DnIMBUt@JB5>S0jgMd}tNOS}U$r5c5GYPA( zdbdvGwL$NoC!R2bUCtzc1A2~bBYS}O!EbQ!|Dt_&9O&w^~l4$ z*GfL{uyy z#==N`FIFq>^#NaDl?&aLtQ-trtiz{{Kt20Oz8Uos@_X;Ib zXr@6;FJ*|RX`_1aSs(c-R$cUfZImp0t=5mV(1SRSof9N(M4H^K!j0{``njx5ZFCg@ zgapAWKzWE+@&T(w#&j=rxmYdSt?qy8`qvG_WQmIz0M9ztl(i!d(BGpKfWb+qCRQsx z>kX%{O4-m5pT>3+n+dN#p1g~l45d^5fkWqO6{c>x(=V|qz}mS3(`;R{IP4%Kc>D&B zXjW6mX0=iqK3&|hqXJe8YcON#c!fa$d*#Hz5hU8^UbGlnhy@?|c-DE(mDR}tl510= z;|cj!d)r}fKwXk7wfEZnnX9v^8-zE>mgU`yH@xoN^K!(M^ZiA3> zV@u~%4HKxGzGLzMCo4?@Z8RB?R+4d3%RXC#sd$&iKb=(rN)y@}7^(aKKnt0PW0brT zNhdG7R%)%>*cTnoD&pHbl(#q*N@Q*U=~9K#wmH0Ph-uSHm5#~v)ddlu1|MoaI%tRNUczH?BB2}fP`(l zOCfG;e&S44(H)1JAoYp#V|hZO{APC?j9uVS@>^Cb)yC^b+Ts?+YYZhP^j-lkz!4dj zo)NE$xvEW7d;{lvmQ|`@22HYm%keU!0M*6O%MPMMf(h9dRts#8&D(sNRa+Fz!b3`< za6@!Mgh45R6bH=!&CRPB{OhjIDh=gG6VjpMvy7EEuW(3LO_gl;NaEpHD|hP^r?F}k z;gHgm1)^dBy?_wu0z#N+nvoLZU}|4$;}vJKih^Qn%eLRtu|x%-IhcROYYd3X2kaDN zwbI*o)Qwl#`qWeCw%^8^hLowB?_>DJURVyl+86p6-jZPKDdiNYwEqWyw2WH@6 zYzk@q+XZu#NovhS?keu`@td)#Cd{)U5XWn)5TYQ$yI^sf!m~A@ie+@&tqkaRh2Cor z=tg^V^3jSQ1O#;S&x<-woriyzRh`V4-UCgVq&muNlK}oCu|>KT!bZ8Vm0R$^zhgC0 zBVqhx97?f~IU_nxHr$A4Vi!=db_TZ2c`mDg3EfkBxcHP%zf9elGon49i3~0-bD-aP zj}=J+7=Tl%Vrf=2O^sXRtZfIjo{3WTzDdV7xYbHvk4_vy7M~huHRU zR_AJB>VY>D z3mJC{GShDp0MsFJ*i@D6;*e!Et%ORRb?cvxRXitbjGjS@M8ousHU6;&GSo7f5$+cBntX90sEp}KXC^~ab`I6KHSqq|>N`HXV9pr?AX&sXSQuh|r zZ0sKHiqI2x2znhyq|g>g9e=Z-VE)<}*gQ*wF@4kYU2I!v{?$_pSqFNeLZA#w1oO2D zH@0)enJa@<9*vvs&65vg|95=#0kKRUjl?8Q1*?@9`?>#z)$oWYjMF&uUUf7$Y);%- zQvbz(ba6xWD+tNEPG(hX7NT$wa-;0I^Cy~udYq1cSNy=gy^__zf<#a%?KX27q%^7q>uD$%n7Hm)3$bAHU!E4L z`ZuUq%^l)W%3a9R367kM)jK4h;$I7%aPyt7Wz~SCi)5Xjqk1q`fh=R#^`@6JBb70U zTZIVIdAk@(ml!X>JU4k0Un_GPQcV}wDrkk5lp|ida<_i}A7d3l02`A}xm$1{y$z5# z1X}l3q}8EkwQviz&T+RapeC>b7{nNHZIO!&fLIk`=2mu}&DFu)3g@-E`{Wfi2HjMl znuv1VtI3#gw7$?jg%{ic%8jg6&g)zLGFEZ2l$Zd+;Di8U3XT2|+H1*=8H=VzRC%wD zdmgKJ0=AGr2f-LHc-4k6h^QJ!i(NJHCZ4sxf8F@P>sU>E&ZgH{CN4<>Wa<`l95qoJ zSb96lM8gV8@uo+`D#DadP4CMa82XdFhRbMB@US-IY`1-!6@=uL4`kI|8RZ77xYdT5 zhcqZmt{_9DONpjeeAbQ6-;dQLRdM}N2$Kxn+YnwMFmeJtc{4~DklsMyymr2$l1HD= z9ZJU}lU6f$nHv@D&t6ZDTKlkZ%L~2Z&Zln?t46`d(t+aLE%K`IuOhc~2HV4V{>x;= zg=gJ5Z?YQCAvhFykaIJufWog%M)^=F<`?|*U^OSa@8eh<01AD1X^N5~+;v|+a*2X*D!|DXvAp@~i0|a{u?NM(-;)1^{L0+>G3VxvTH-EjNiNa_3=);-D zJlZOZ2%I0b#{w0I_G8;=mG+@|yfCg)LTX!y7V>^bB4~=gq_9I3K!9>dEIo54LpzFKK+fy_ zJ0_b)U5C}l?#|NCwP*9SqK7;I$I<$tpF+aZve(3df+yU(-5IRTeP|etSrT;tW)iD; zuhAc{g-oM5*;~P9ZG8TGbXg@uMh&rD9T}JynnRSZvzJT+L$N7h@EfNe!>V{kJIfi& z<{@)c?t^reo&h`t1gpd;KI?hz)^gBu_K|U@0`P?T=<>^@^Z?*ZECTA#o^}6UYwIWP z%c@C=sbVvuRs2BEM^|6dcMi=k&!djZvle>C@BFP;#c|brAw1-6rS>$%rrqVn&4JLg z$>LoqdDeeigH;1s0iDcMu-f?AhE_Oni+C*0(K^kIt>gnQ-(nTTFCnGh5Ir-tPL>G^ zPF9#iuAq#{Y9+>A=iMuD`MjQ)a{3--~2BNFHMO%_^ zvs&?4w?COxJ)NDnja6I7UAn!$X0>Trsp7`b zEsxN;#q3}bG##RtGUJ93Rc^t1W7UtU3q>NN&2L4snt+yNe|~yB6KdF19?{EgyaFu{ z^)L~sC`!F$bRj~;=-Y0b)B%ko-ldWge)RIJI_J%ynqAl30cWZd#I3BfGHNS0v>K+s zcX{)jV-;gUy`^d3#s+$oZuodWs7!SN9}){HsKZ@9$*Km1ZVA_?dPOo33)F??Hq=B2 z6!7?X?TXd=-F~ICXcM5$Q)VM=-(gU2)c)sLQH<6bohoPG`KPifWcM_9WyPMAwhPoj zLNA-uSVuP9ZdF_*Ze4e=f`Cv60_7WP_q9mq_!I9UL8AGmUvCV@8>l?%`+03zJf=+4 z1%uq!zEndw$Z?To1d=QxxtjNi*^YsZV>W4xK)+40#MOqfOys88KzO zOuabTUNERkbRrPp)nvs1++eryHsw$4ZK%u zGt$a(mk1!+yAvTvlLp%KiXuMDD`2(KkA3PHtRhetk`9Y76=zUgb7D3;S{y2x!{Dm< z>udiztGYrN+wnULe%qQHQlKzRg_7b}23L+-m%GXeH(%USyAh9cw+w4!e?jvDs={>B z%es%Rz6`6`x#{+YMy)u2=J-PP!}R5ZNV_<@#gn!5jnA{nZ%`Lj=O!!8-6eCD&2IiS zt0D{^x6bMQ*-704uV+oPBdfra_|h6gq2+TE&s}@A*0O0Xk^F- zvfwkjoE)$4v&c90%E@fN32u;m&i5p-wfvSPkN{l`GO{{t}K@dMx_eFWB z$C)OY0rwI9GS#cb_NbiKH$R!xY>7qhK${T@u;=(!ls)CHDar`3jBf3K5<1|o1zIb+QzvBE~_^n;0OyY79rP3%QB#F za!2yJjVc}SF6~OBJKS^$w8%8v%Q8Cm{-ao(4N;R3vVetZZ0R50MF1j%*m>} zf!D|~sN>;{;cF`Z+*7U_#1&q#jc>+8RUC;h1&nCp|NbefGR&xxs%5-}uyiuZBJl(k z%LitJmy0LsYyZTmf!%Ev-#%$E)&r&wV~@0E8YRi4VXoq{Za!edDu@|p46+Yx;ZopP zxGG+5X8Lu$w%ac8N=|t1m#qk0_w^2g6Q)2ViL9~1$@a&V)6IL@9{q+u@84%_eePda z?b-hz4}zLISx9iWIZ$0iumMEiqsc+BIEma&q}@JY z-^;3Dr3@5UJrWK{^xo{|5opbrxNZr9#gldXAF#@qE0285Ok8G)2gw69fx1uT{mt(* zWPktpK=+ytiB(UkG7@509TIsVWgvXp8EVxLH(BNAZN2b@tg0&Xh?SU5qqrr!W{WbM zjRJ$(7)Pi0wa)nPDq@6F(uNLoz7`rW)YyoqzNhf00yQhmYNa}U>l0X23z&?@cgcFU z40SuNU>MbbRg6mHR&!T6QGa^BSoN93VC7b#p?XUNpW?u^>@S?IHgQ>b);Au*s;#y$ z*rR+6b;$T0X%gTI(hf>(#NWJuN`(3Cce08=LfnE>dsyIDBhm+TvbKg^JsL0#`r>&# z;pwre=+uRh6D`IK#tMpn}~!29UasO%e$ zL$+K`0u)e(jWeFZDuy1pFVz2>tPo2HilOQtEh=giPJ=3{``@9DvP|Jg3bfs77=A|O z3WK-9Vm>D_E*^NVg=g)&;mWMq!b?%pc?zO8XdFFN;$oz!PP9yk+hXkg(Z}w=XR&Im zG~LL#1<&$VsBvQ{S|V)}K*fNb;8`pF^%a8^RR~R3^gQIDRL2rigg<|R_!D=b(6m-; zE}&%3cCs{D4mMi3E5&L!rQ}JWOfh{ zOuAkfq^R}=y1n=LxOyAL;boe+Tl7xDRD~618;zvfU{B6Kfl0M_vuCgx>Lm1$ZYHm- zpTl8u3&4> zf#(kOuV{6t;=~pj^u=qTz%4+9EF!Dk6MEvs>ySiBVJGsNC2Ozl~KJ*W7sx z*n?2A)X7cNz!0vAPU~;&2`g{lak4kLpRR){PR*V?OVCbYNZSQVPbzKgwXapEjJEFn ztE>))5@zEP@8x7Uuj95}enzm|siUD5?^3v1o6o&2t6*_mc{-&*^sGx0UL7w1evkPU7JQ=vw zNCg>Tg4A9Ny^pbqR33Rs<0QOGW0!_yuI5I8r;=|5zxK5@pZ#Q3Gg}OO1X?5` z0v3+#I;SjbbW3WSodHFw$K5qnHGf3zCQ@i4DeX@~twOH+Vmzm&(|lIt7Cf`ZDkYjs zZ>r|g-}0==Ib?ebJz}l%tf%&@l{)qb|G7e!&>l-3q{8;KcrR9gT3Bx;6-=@(Q*Bf{ z;cX7as^ApdnWl}Cg`$bV6%s+;Oh2+(uPHWH-oSUi%PN+DqSHjA-zcCa!l=0^T&amB z7(3N|!NyBo#_FyWheEZ98u$Q8xclI#2@}mFvuJM()vb7!*Pg{HE@^fz5n@Rmq%lu3 zYLN*Ga7@-pH08^R)raL-$(v-=P&#j(RkaZ{dqtPO%*0XFNBLTn_xi6dVwE!Yu8^`c zf6c$TR%&nujXFnmdRaZxSc(O0<+t=%UC;+|K(%vuZN-q9Td|C0Z0(98yXHPtp7kBx zD>Wl5#})(m0YZA&jzas>!gH%qY?N==TcK;V`M!T)6+ahkP|yZwfTC4#Gf!>x0w$F4 z3S0m3UJJ>WWJLdVtyQSX>9;9|qcCpJ zQWhi7+AJ*3T%ZuN?bL+~e(StHS`lB&zS=B}pTvSnmhs8=uXNxn z9mxdmBnS!Ke^?0(*3;$%?+abUuXVyzS(TjdBS6eH!IpQiP|?Z;>|Ze#rN@zH-M@DI z#+T1$HBQ8MofSSZB6~-|sGLzXKwr)vwl)Q;g)`9k%GFt2YUD>qpEI_Jz4Jqvq_G0M49?{!R`Z9o;z~>cHfe zq6M2c=M_N4a=Qw^GJ0J+Zqe!sUe79s)D!_COZZvjd6k99ifN^chXi{S_^ej)f#1LF z3MJ93F>Vf_0XH_E4A6_djZ0%x3U_zVP~Acm_pzU6Rjq9pI720|3VcCXL$=q7%lMM> z+@fK@Yk%@cR`o>8wBwLu5}@g2^fGN{Ej68OsmDCEVZ{%;@b6gF7Kr#QSVY_!7>Ck* zOVKq2=vqMq^JKN+wa@totENtIF%3UxOH(z_+X$CT8){*a)d6cWr-i$GkA@mnOswk*jqdLe$|0$LTa9n=BSx^?<1)$z$sViiD` z<+i&!=^LWt`fidfRWV%GD9=vob62eX&FL$V11VkS)XD*Gz=~s-sSMusIQS`}w76<_ zt8?aqS#|oeM|u(Azo1vL40+bn_;t@Uun;>PzRG*O>Wx^{a+JVvFgIAx3QUn4@67MR41QEFF=SfiQ2H@N`!g;y;)5~p;apIc>}b0 zRbI*jnTJ6k%Z#v7itqL8TdgLPFEuYE0ON2UBOPNvD1eET8Cp>?*dp(3^V`1Gw6`4X zV!y-5Q*TK%%$mX8%ymHym0au1nNe)fXa^^@5g&wBT{XpC8qF%{VN1u>t1cVtaZ(6Oovkp`+64ILCeDcHg^v< zA>M9E*cm9C*UtT4z^e0uuZ-#!mSRSXJU!07H>0j!(xOQ|F!eWRCS+bNbR*K+09AeN zv6TTdi=>qS)err8)GE`;jh{M$GKdB2kA0~`ZWFkE?wy8Z6yjF*YB!A4h!>!FWp_u) zq-5}%4Faz_HlO3!7X849UuIR3j;I*6hp&a&-~wc#T`L(nV9QP0w^4~(A3uRrhrJ&- zQx+_P7rtpGapK}O(Pm0*O+BhoZM=4uRo7J{loMt*h{NQ)stf3B!g^6@&}?dcpgaA1 ztQunDrlSd-d_V?o?#2Q=Xs_LQS>4QPr8a!vGQUi;sVV->uVo;)Dld8MeRhRL)`U*2sx(11*;jmpXThr7ip86W*8 ztpQmv`57D%2siIQq{`xIm^rJJ35(~ewa@mJUB_FLD4LCK7$y35?n$v4kcmGvf=hR2CYNn7sF$a{5&)5PwQITu4%LrA2 zczw%X3*M#ksXMMTMFb#i4SS880ZUgzZZ$oxf>k%B&DJ)(R?h41oXaZY#bVYlsgkvN zU?l#?!<(PSWtYJ=)>q*Toc}^rmv;E!QT9oSCU;5xssJ@z0hO0#t`+YpH}?LYUx911 zqErLDI0Nk`Z(u2R(J&$Rpo-a9CLgGr*SEblRu!DP=LtdrlE*LR&8ib@8}Gk9tHh->GWN8-P?U((ndhe7 zYE(X9D>t@M#ogc+Vig|Xo)Y^Nw?dv6BT*T;f$H0TDQx8p6!5IAzx@QO*u$CJ8{<_v zuhCKro(0L_SRfLpE3sP0-k$dzR;`5L^t0E|vtkmXyjg2vR(PAh9HEp-dd`S3ghSLxm$X!X&D*`jwf`yG^Y%Un!Lb>9&HdKw|KY1Uk&@g}&SS((9BpDh53bSuRWfBr}(@?AU*GIjI zRn#t|b+G`C5?vc&DDwzmjW{1=4kcs0*8Y7~_ka8~s~}f<*r*)Ig^k@M-+*e2OblC4 zZ%yGO8GPlv{?1cZDr-FW%*F8to>hsgUy$Hv$Xll}&X(268+h~$S%ooXKg>Y(ldM?9 znYE|rue7xX#1eL@Ui%$Kvr6=xPA8#9uA9~Wx4pZM(!4D11HLo!3{jL*p;{nSyIPHS z;=;TzFN?8tUIogFvXJ<)X5D4SWpsCTGc${r2Va80q$mohIYkpS6tx62HJ+y5CtxUsWSgo1 zN24u7k$$F#K=*(1YF5ees$Xcg*J@*ma@tD-o@mi2q|87LtC{=-w|C{adhA2V*cuGp zoE=Tq#*i5=@3jkK###=|sd3U=#&h7Z$}?BaJ&siuigFyiVi7ilMrVuM2@1a`nd6FHm9-Y` zt%2{~9jiJl@Fq0u<%Y3L`ttM#Mi8^Gg7qI)ql{9=BP@d+H7WYtNvVFlOW=wE&jIlBl)s!{PegP%>^Ep;kVbq>@sxVbie%*$iKspw%NIc`l(W{)T z$B2k{d-yR#d#(T#lW`*HGmy+yiK_UldtS<_sjNcm1ex&z%0+@iA>vRpp1dP5P5eOb&$a(a zpJG)z5Tyy*UQrg}>MpSHZ3*B2p&vZUDwpgn-|t3wYS`5;+b|df1`m4^)pKDe`||E6 zlUQp7&-xGjta{t2z(K@v7f9fMCaLlgYSn8r4csj5*WdnARxK6%-7-_(k|KBlQbpQ? ze)ut-pk+ptwSH-a)oFc-0kEj%xw%v2omYC} zWz{@^-cP~6t)E~OU2II$sso+XoCg(JrHJrTM9eaqM4FYkJ8%CDR#DbRw;3>8aQvW#hTxt2$dLAe&?3a*1wR&Q|5-ex0{vl+U;d zF|I>&puKkn9R-c8cqzC=HXN%JPx#%xVwKK<*k7R#!Cd!c*rooIUKk7lUZC2`JNWz; zvzi&lqGFtV{&gfB!jXeD@0Rcl8Bk%EwN~=2FJ8f_mWNEPu*&3yi8OgJ(1QV7y5^@q zNX6%R)yG*?!!nRP>iwR8*1+%+q9Qk@E1$w zhF%KI*__zQ9(dz2t7>srRBK7RLTCD6#BnO38uOW*oN3Wp@B6jyzL&9TPC};H|KU|E2C_v6`*T`D8zoJfy|8WxhnD9UQzn(&ikXI0jE`~<7G7`jY? zI=Bmr{Iqi&U^=yw1XENkKi3caZLDIEYY0P0v|q{7(x~LWwOb_!hdQ*GD}~&!|Lfmi z)ystm)P6nEBD_5eL6Y)>`Lj9W249-5O5 zVNC!$E1nt#YtiZ(hFEomqAic+0DD71;Im-Sggtb_C>_p>M0O;Yb|)~{&VhO z6^T6Jw>n>(Q)qVffSskk2&>q|*cg=ss{^|}$|^)$1PpYSAbPHmAc-~;DpW?7(+a5e z@V)FWSq<k(ZcBH-vnQ&2FR zaq?i;Y98D9Z~$EL{jika8r50 z^uyqkoA@l&qD|%r6wX%vozGx(CLtwXEui2B=tzk=GDlkEspu=KPj*~ktpC!}Sv3?c z<1NYiIa{sgbShTu0ep3VT~k3WJc0iI#1pzfjFA>r$ODoW1lM*UsH57uLB+QGk(*)~eDqjRTLd4mluk z6M_k=73}Tq6Irz*Nsgqo%6^TGzYtprZWiN|`e%kAvs#GW2DjY8s>i4T;Y6io1TBfE zuzy4iN)neeCOJ%n`FHiNu_|O84NskSa!%7{ltIE~Q~C?Hgo~@T*3NaJVpS~j3rr+c zCID!Ny5Ugay>aG*0v<)j<(Gc1D~#er6kw5FQ{j^vPSMqK9?c6jU(HfAzes zd04y&;wJ_MTYA{TQf%amNyF4l+*rdjdyn1*4qe77P0rBg$i{hFX@f94i*y1$q$vdS zDAsV70_re)C#zHD*R%>;ybIs2-%#4A%uV$wqv~5kRH;P0=Wp<3?Acc1QDu5M3sB% zHNV5E^w%>5x+mv08^IF@m1Y=cM?WK^GkHNF((M14?{rbA705$;SC+I^42pC>;OLnk z41lKbQSA)8=996i1D?j+@m2M$}n&6RRkC8)It(vhwgq=tvnL>gP_rg{0-LybT-8#pVeV?%2MYM8(Xi!f92>*idy2 zRS3~A??S&*OiQ}E%Bns7V0UI#sU;I~cmvNBxenxlPpIxEGsIFr0jsUG^C4Jp6Vm-yJF$fvrvLWOvO4BeasG;rJYj+@Z6RV8qyoq``fBTFFCcoI zubslG$tnT!W;443Hy8g^cQ7b!IMh9!pv|%=c$b0IGgzGQLg>O2+veUfaY$ zJ=b#@i-_rgNn~+Sdzrl3fSe|nu*g>KeCT_u>LSo-ug6axyE;rm$v~U}dufP@+Gr6U z7pgrZ{-8b6n5uFTrpW|@6p@9j;FHf z4b1@@IBhVrd4cM&ZBUSAh+*sku7=fu&l))Xb*wsAnFOG{#Mv5F-kb_$FZtrwkhxB4 zlUyomJ^r<^$}>5lnVBtiiB^JIp(ZhNX=#g@K~b!j^k2CYtC-qWNV_^-J0xZW*$-m-P!!khf zMj9x@Q5#;n4J*;xXaAa2k%eGOIVVcyWA@tP{mSnm0%HU zO}61rtd|jTW5cO z)p;yDw8V5(!QeRqw28?r^b_VylC$JCk+iZ0{@vrdUKFS>H!DS1o)BaX+1F(gSrf`c zQk-g6*f-w8>gnd?aZ;kn_*e0O`iZoYYZ2Q5Gv?b3Q>aGn7rTt>OpsVo=L_^e_d4{v zl+YU>1>Rnp$JzTH7(D5TtP(N7(Nu&_UOent!h?z0uOBO8c;t1gGTY03*#r60ZN=2S>P>9x_z6fY-O#t{x4Q# zDao=lKiXL#JY+Z&7Xv0ELZYduTIYWK$5|!VENDbPq}y#+c>>q|4y*cw03)~#nNlB) zwPN8`;p{{%T+r<4$qg%3U-isb)objqLKmTA3UlE+nLtMI%W!Iw7#mBm5^0_=-1Tig zCWP4imHb_lF*&FC*nC4!r_nY_2*tN``v9vHSkh<*ymK3Rj))%c2jdbGXt)xZ4oT${ z{ORBAl66BX7FHM=={6kCd>Da%a=&3tQt))-Y3iq; zR*wK6lO0#q`Zw3cDxElWLqLmDkl_$!M+PUPvZxRNj%nFOq0;|T|C&|$q0X$DQDQ=( zjF_sTH-aHiu9tVVI!pyAz2`DkLHHT+>H#Nyg+Gv{Np`HeT|q7b-m(V@Ui-_UV!as? zI4uaTfJgn6I#&!(PZ3Q($YEiuvRd)4&k|=5Apu=_=^zqsD>WmK8-zVQ$5cAOWW}|< z>n2tepLA7uQPI`a${#fz*@l5V+78r?+bqV)9=Pj$tcp@nEhNk8jvbYF%MH^e=NPC@ z8~&Fpt`KSVef9TQ&0Jm;6IwsH3p|ENQpK8^qq44(b!)4dRlLjg>seKC%9}^^%iD4# zT3x6Q^p8~(x8gfkYXyCL$sJt^heCMxD`Kf9&?XI#pD}B}6fuM!h0fdsmHm2yJ64}H zY(bLkI)uAKr!?KC!x&3AmIM!4q*>WnxAOyt8PYXu3;}?QGpGY?LQ)^38HHMWPu^B# zF2u=~vZ_-rv>6O)RyFHD$v_XrgsDzoL9TU!RPL>NKhLTmVF@eH5BOJCu2pll+Cq$Q z(9!9xu-3wf9X#dSZb-hc5HaD}Xx#LgML@(Rrn;?;KC-6FR*2wV`>U*CP^95@&U}sF zS=KrsLl7Y8=JmiS|7ER(c;HJ@tRl)lN0G+MV^C4zr9uk9FU zHPT$x<{70fxfP&`O&6(3Y^BMT7gYSft#4;l-@;huC9L!ej<0xyjVa0)osbTexbb7dfKbD8jHK$_f8q&YWk zTai7{%Nze%xno~{OLvwr=sR_jj3J|EqSgm{hZReS)N0Y!l5Z6}VQ2S0Vik%*mzK_c z6hAX_04R`tL(D3*C{Sna*vi?u&mN$QBG175bB8A$NKe1=ZC=@o*^NVMlQRovt8){p zMkAtU$+GmvCDL@ZRQ`jOdxr!ljOVk~$|?Ahm$OPxm42%DvZ0R_ObIe!JkB2c_;d{+ zd0T}%_C?QNbv7ddp$=w`c&^$@FqWhHNTbSs(39G-jov%22aox*iyqOLrlw1^@rpBP zAT3fvk7QwRLgnh>+q&*=SsgZn+Mq}`legvYO9{9`$O$bKz^OKDRx4h6?k%i_kLvZH zWwJWc$UZnEFoM+4aPF&WX9I`!u!`A(Hh@E-x{Z~_pwPk`X=Dv~tT-uWt8fYif94RY zlctxYqdlsxW;+EVQjt+R^t>nO%C?$Or5=05)v>D1!1XD@inG!bvvn9ZhZ3?DS)wU| zki4y}6v(mGsGcNj039SFv&)Se7miFThq{Q?v=ZKSEvw?8u(HT;iU)Gd_*cLrkUaEP z`U*{lq;hj#e=e(Xd1!l3tkhxDrnefdxMfHW3tpjN5v?9usu#SW>nGAe_mS;T4q&zk-QtK{<1 z4M!rz9Sh%2g^!d{MAFfq4I;@YsKkW(emYk5=go)9qN-8DS;Y|G&Inn{rDk!>RZB)eYefv-%g% ziR})vn)Tw#(-f;Dy=KyDt3Qr+;abJ+4d#X(8}$R*WVOJm?f>N+ ztfICl7b20S%Z5_9=PK;VpkFJ^^wX9b79!2h9As4ppIvJFJAA;#_o9^h8xhEEkQ-J} zvj6y7U9|E@9SVUW;g18Is+pQR8lmAyf|@lY!HORk{&1`s?yPe~I?oS~B^0(;b%fcX z*akdFUQme%$A6twErw{xp?!;A!ze->0?FfQXfMHAYjCmUr!((A>wKJmY^s+?s+cgE22+D3)i18I`YEIK`t6YHpM@BX##rhm?=_A*Dx zR!WbFmdJEkDJ7erH-uiD2_e>6cw2op4|Yu*Qj7x#%*SElAPBJ(4y{#xfOSSVnbpc9 zmp9F`s!N^*1Ef?chxH{hGH62;!d<8q2hyveWG8N6)%!|R3>0Xwiznbc@iV&jw2RY9 zZ&_RcBf9?`T{D}|{iWOVf;<6PE#wJL6Pn8l%!~|^$*w)u&V4tqI!9?i?ndsEcOg^m zHcWbiO{w~;31@9aP+_fq_C7Cnn4TtIZN7@Lg-_u{si6)NH$kB>UAA#`3wLb)mmkZj zZV>#(b+nvut<|X zS-q%e%#Uk3ZtVI>W^~&ktHVk}!Zp;Vs z_y(CNa6rj~yMc^GMZ^?C6u(-eS;@C{-NLGkg_UkAWs){E2aF#%61ibeIRR(dg0)l7 zcXO;76{c6-WQ-utrVJp~+Y%lHDfi4JZ<8?!JFD}7AF+yB84`-t^rXAvoTiKn2bD;+aw&&SetZsB^{6(z+YYK32jA3iF7F5&g0Dwg#Ufc2S2x zOLGe7t|W_7;RB1Rm|zpRWFmQ1v)Xs_YgjexmMR8F?U(?Sj#IK*^ z2gnSVzzf7|>L!68WeI}0Av{C14NtxG^!JYDbiVLvR&~Q?-n$k_*+!xmMA8Uj1NlvS zBj+6dTF5p!d;T%2GeaCSui7SK2xR2kn&ol0r=Z75T&)sS$>iVkN33EyWJ1oQ6ceT? zmCI~T`&B?->>EN*t4J5(fiFOwI8k+8!L|IFACMBDSjxBPG(ih!b2Y|#AvYYj=r3ax z)5Tg%zE14Y>ah~<$-qM-u?yVps!-6?lmgo*bc*cuw z>leSms!mP)EM9+dLlsYnaq6+!LXqhL^<)ne{OjPr+gUXbCAtnKm@z#ZEMrI~S1K@3 zPtt9cige+*_Ukp9!x*6H#1oE$v7Q$E$W}sgU^-}O$lR^Zs8HMJev{Q1#8K`Ugx3{D>dT^=?ia+LEKu^Ye zGBX_}Dduh(?VvekF{;B5a9^89TJSEniM5T5^t#*dMf-IMTsj&0w)v*=0`i(Pc|3v2 zUGTg&c2xz4(4muV#sA_71u$e1^zh*>&Y`WlDH}pkSnFRrpH)WEWW{sk#B#Fec~~^j zeG=KrJQ8J8*7^s3%_?K4#Xi{;G? zX^38-wlVgLteUojC$V<9rk{jZ&>Yets3V7Dw=G#~WRV9y&Xo6UqGnh&k zKLb6bQKB$CoSjvwB4qu7xJyaCtbv<{#_nPElwz)%Ihw` zo!Byl6H5h}fLK#QuUPG0VigLKzBNq|?gB!~Jc0s;kujPCMxsyED$<3sb>3tbyo#r< zOWXnFT_Sro9a+)vHPC51)mAU4M8*Agu?l$xl1N(84L4)IQuvZ_4r$64d=8!7=5JNJ z_A&pSRSZ27lCZv7wh=8wGRR1__=R#03HIgn4K*z$RnMwb9Duc z;}lYwZWvMJ6g>5ORkpm~s|wsvkIK9u=nekBNK)kN3BjR|AW?DQ#CCr8{#cc&IZRgQ#7-fA<7^n@_x(b5Ud1d)keplgO3)>hCF96R8lY4|FQ+8LqeW+VRz_BGXfb zaqxvLPJ!GLQZ9Zq>TMMKrU{AF%89-2-KbxL9&{Vl9@xbr>5vwRD89|yM5d46qKt2|wM9-}T;c=K})>?S3gVT4iI+3w~ z4il)vDL{9c$`nyLiixv zp``#CppnWNR?ZHDJGv zv{_-9QJh98{AZJ>@&qdW^$&SM_myVLNZKGkHXi&Woi9$@L;wxc0?i^fr*p@xU9T8= zqwL`MxefJ#2G`CY3snfEQ)T(0C+yty3|962rI%O7o;@&)^#ICCDC1{G-g2Ca^@7g5 zZ}4(M#UpwN4DvK*6TxR>5KP}}W%XG3hUZ$T?)>QPSOu@~R8FqjFar~5HQHYEQXIKC zB4v55g-EmWiBnlsAWZL$w=F6T?a@pCg(+NpoEKN(RI=lO9~e0FOjak+@a!iFpmvsh z=D9|XNIR4wrDl%ScUlE!}22Df2!O0_V~@&qEyhP_qz1F!lvt6J1xO)i&oGte861DehT0M8@2f&O4hmL>8#>RVK`=0BA`PUGil>5!xnWJ+QjHq%7uHm)CeQE=3m>o|zjkj!5q&ZF! z0v-@CC4#TKtwZl+mD-3|P=Q80fk+=tbADTr6cIvJ=xjJ)<&M4k239re((@5k1c8pO zgUrbGg2L($bPi^VIAP!WKE^5t-{{pX$|S6&CMCcI^5PNA>2TI9RK(r}pS(3z(H~KW zbZq8^LC~4b;8$%+kyTPpZJw}_8!mpdi{VJ?3@Bv!j=*$OJ=Xn*{6W_P*N}4iWZqW6 zYxm!I3acni6t6wVbhInKh+QJ7HbP=F%{wEl_q>q9bbcM`pyEt7$_)e9;$Jzzrq`(n zJ)QD7%?)`fi61Z(NA$)chzs$s$DO#z!~>N(_PPhU^BIo{y4&LN zx7Mw$0V>F;8`=Q|G@BgM)>?=(?|Lz-8m+YMshTn9j#YxuBovr?1oKbVV4Dq6I9r`h z{4uLj6XQw-itv0jo`-lq!CW{?ipI&pPHFj8?`!QpbsMX|#}Pj~wJbMx>pYxsk?RY< zv{$Qyqn7tHP0aoP))_rGf4;??tZ zUb?tv=j#6D7aUwX?Z?0V?eG2ItDhOzv?;$&>*ecAtXrMkxw>=HroO)XeqjAq7SzfA znOeU1lEqd3_QB%)I|xUU~x#sB|T{$D(?Y>mFz zxosC+xZ~%~oIPj9)CDtVo^|2e%!LIJ>a2xMykeMXQT@7grY-RyMt0VQFD` z=jy^{n{LnY&VBn9m-cL)U);N}>8yPR_AcyOSX$k@_N7hRUc0n+`qK>-2J;3_HMdpWnp>q%>Jd7)nz+%btOxAq-FNC zuQBtWsr}18=_^0!zds6-|Che<mxnp3 zGdiw)`+~U_oVD%33tkdubkvVNapOmKEw1iaSlaN7559l=_)~o{zyJPGzOlTp=hX|Z zU76XtXk(nau(Gmq&%*f!R}UOq&7L`S$7TCg_N<(?X8zRnKaO2Fwy>~^_wU=cf8)Y_ z^YR;?^K=W!?;{qr{*Cp8tuM)9JixZ3SGGT%y7vDbaWPNY_%mO8VDIi%F0O8PO#kL% z+x~Mrd450nXkY2=Ij#Q#Jv^urH~vGr5AHj#v}gC?{tc_U<-D&S9QNV-e(KS`)Z6+F z|06xD@Pv*3*eegNENocZ)5bs7d5+KJ_sI|Y`QFwQ(>*Ndh;4t#f#rn*;~N(B&3ktK z+EKUt`Zs!8*4l@ASlAKIYH|0%z75N|_wm2|&7(f6_W9lxm5=tYq~kZfj(s~1Y*^8i zcfahKpY^f)KI!2;-rIs0?qNMgyt}1^hjCd8?;d~sQQzJAH+oyu+J}2s*x%dulP~SL zcw}Ms;wv{it@AJX+;0u}Y<@rGsNd;vaqIuYqg>vugNu82Z&=nC@ASO9 z_VGuzyxkACyf>Zwxyv45dF$Wlb$M$a?_qgIoPq;8mp44Pn{GY%n4_M8e7v_s`D734 zIl_Z)OgJ_y&OST*>zV$vW5+||gAK{bgDXAy^}LqvJc5ZM^PR*0yg!`slU9(guRpG% zFX9MKuzYYy%(~$x|J}zQm^i8@SpPEw4EGlJfZ; zm*k^8Ea`}#@6t;S2q`z-eQ%jvy#1&_--BQ2ZDH%5?qO|5Y_LoB?%(q;i@W#bPk#4N zH`w9t^tih9f1-!w9TCC3c-uJ_a!?mb3pSk2cin&6FOBjB`Mr6gS9s{xdRyc}zR|-v zk8tXjt!#|xPyXn&_a4=$=i|Mt%O`tS&k+ycC#HR0+4JTnJh=Owwej&i%(vH9d(O_4 z)nt>ii_6EJdB*nF>|cKMb_mYi?FZIwf|czHm&!4B?>l(e_9HT*E4nv+>jnO;{QfDw zFI`w(k4bkiQ-|PD(g< O45NpCoqJ#Y=l=%v7^+(U literal 0 HcmV?d00001 diff --git a/projects/eval_dmux/main_top.lso b/projects/eval_dmux/main_top.lso new file mode 100644 index 0000000..22de730 --- /dev/null +++ b/projects/eval_dmux/main_top.lso @@ -0,0 +1 @@ +work diff --git a/projects/eval_dmux/main_top.prj b/projects/eval_dmux/main_top.prj new file mode 100644 index 0000000..fda0cbd --- /dev/null +++ b/projects/eval_dmux/main_top.prj @@ -0,0 +1 @@ +vhdl work "main_top.vhdl" diff --git a/projects/eval_dmux/main_top.vhdl b/projects/eval_dmux/main_top.vhdl new file mode 100644 index 0000000..4196dfc --- /dev/null +++ b/projects/eval_dmux/main_top.vhdl @@ -0,0 +1,86 @@ +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.STD_LOGIC_ARITH.ALL; +use IEEE.STD_LOGIC_UNSIGNED.ALL; + +-- Uncomment the following lines to use the declarations that are +-- provided for instantiating Xilinx primitive components. +--library UNISIM; +--use UNISIM.VComponents.all; + +entity main_top is + Port ( clk : in std_logic; + resn : in std_logic; + a : in std_logic_vector(31 downto 0); + d : inout std_logic_vector(31 downto 0); + wen : in std_logic; + csn : in std_logic); +end main_top; + +architecture Behavioral of main_top is + +type t_reg is array (31 downto 0) of std_logic ; +signal reg_a, reg_b, reg_c : t_reg; +signal cs_a, cs_b, cs_c, CI, CO : std_logic; +signal dmuxo : std_logic_vector(31 downto 0); +signal mux_ctrl : std_logic_vector (3 downto 0); +signal AA,BB,S31: std_logic_vector(32-1 downto 0); +signal sum : std_logic_vector(32 downto 0); +signal zeros: std_logic_vector(32-1 downto 0) := (others => '0'); + +begin + +mux_ctrl <= a(7 downto 4); + +dmuxo <= std_logic_vector(reg_a) when (mux_ctrl = X"0") else + std_logic_vector(reg_b) when (mux_ctrl = X"1") else + std_logic_vector(reg_c) when (mux_ctrl = X"2") else + X"12345678"; + +cs_a <= '1' when (mux_ctrl = X"0" and csn = '0') else '0'; +cs_b <= '1' when (mux_ctrl = X"1" and csn = '0') else '0'; +cs_c <= '1' when (mux_ctrl = X"2" and csn = '0') else '0'; + +CI <= wen; +AA <= dmuxo when (wen = '1' and csn = '0') else (31 downto 0 => 'Z'); +BB <=a; +d <= S31; + +write_reg_a: process (clk, wen, cs_a, d) +begin + + if clk'event and clk = '0' then + if (wen = '0' and cs_a = '1') then + reg_a <= t_reg(d); + end if; + end if; +end process; + +write_reg_b: process (clk, wen, cs_b, d) +begin + + if clk'event and clk = '0' then + if (wen = '0' and cs_b = '1') then + reg_b <= t_reg(d); + end if; + end if; +end process; + +write_reg_c: process (clk, wen, cs_c, d) +begin + + if clk'event and clk = '0' then + if (wen = '0' and cs_c = '1') then + reg_c <= t_reg(d); + end if; + end if; +end process; + +process (CI, AA, BB, sum) +begin + sum <= ('0' & AA) + ('0' & BB) + (zeros & CI); + S31 <= sum(32-1 downto 0); + CO <= sum(32); + +end process; +end Behavioral; diff --git a/projects/eval_dmux/main_top.xst b/projects/eval_dmux/main_top.xst new file mode 100644 index 0000000..03c8ff7 --- /dev/null +++ b/projects/eval_dmux/main_top.xst @@ -0,0 +1,53 @@ +set -tmpdir ./xst/projnav.tmp +set -xsthdpdir ./xst +run +-ifn main_top.prj +-ifmt mixed +-ofn main_top +-ofmt NGC +-p xc3s50-5-tq144 +-top main_top +-opt_mode Speed +-opt_level 1 +-iuc NO +-lso main_top.lso +-keep_hierarchy NO +-rtlview Yes +-glob_opt AllClockNets +-read_cores YES +-write_timing_constraints NO +-cross_clock_analysis NO +-hierarchy_separator _ +-bus_delimiter <> +-case maintain +-slice_utilization_ratio 100 +-verilog2001 YES +-fsm_extract YES -fsm_encoding Auto +-safe_implementation No +-fsm_style lut +-ram_extract Yes +-ram_style Auto +-rom_extract Yes +-mux_style Auto +-decoder_extract YES +-priority_extract YES +-shreg_extract YES +-shift_extract YES +-xor_collapse YES +-rom_style Auto +-mux_extract YES +-resource_sharing YES +-mult_style auto +-iobuf YES +-max_fanout 500 +-bufg 8 +-register_duplication YES +-register_balancing No +-slice_packing YES +-optimize_primitives NO +-use_clock_enable Yes +-use_sync_set Yes +-use_sync_reset Yes +-iob auto +-equivalent_register_removal YES +-slice_utilization_ratio_maxmargin 5 diff --git a/projects/eval_dmux/main_top_main_top_tb_vhd_tb.fdo b/projects/eval_dmux/main_top_main_top_tb_vhd_tb.fdo new file mode 100644 index 0000000..fa25739 --- /dev/null +++ b/projects/eval_dmux/main_top_main_top_tb_vhd_tb.fdo @@ -0,0 +1,13 @@ +## NOTE: Do not edit this file. +## Autogenerated by ProjNav (creatfdo.tcl) on Wed Jun 02 00:28:35 Westeuropäische Sommerzeit 2004 +## +vlib work +vcom -93 -explicit main_top.vhdl +vcom -93 -explicit main_top_tb.vhd +vsim -t 1ps -lib work main_top_main_top_tb_vhd_tb +do main_top_main_top_tb_vhd_tb.udo +view wave +add wave * +view structure +view signals +run 1000ns diff --git a/projects/eval_dmux/main_top_main_top_tb_vhd_tb.ndo b/projects/eval_dmux/main_top_main_top_tb_vhd_tb.ndo new file mode 100644 index 0000000..b7fa3cd --- /dev/null +++ b/projects/eval_dmux/main_top_main_top_tb_vhd_tb.ndo @@ -0,0 +1,15 @@ +## NOTE: Do not edit this file. +## Auto generated by Project Navigator for VHDL Post-Translate Simulation +## +vlib work +## Compile Post-Translate Model for Module main_top +vcom -87 -explicit main_top_translate.vhd +vcom -93 -explicit main_top_tb.vhd +vsim -t 1ps -lib work main_top_main_top_tb_vhd_tb +do main_top_main_top_tb_vhd_tb.udo +view wave +add wave * +view structure +view signals +run 1000ns +## End diff --git a/projects/eval_dmux/main_top_main_top_tb_vhd_tb.tdo b/projects/eval_dmux/main_top_main_top_tb_vhd_tb.tdo new file mode 100644 index 0000000..042d91d --- /dev/null +++ b/projects/eval_dmux/main_top_main_top_tb_vhd_tb.tdo @@ -0,0 +1,15 @@ +## NOTE: Do not edit this file. +## Auto generated by Project Navigator for VHDL Post-PAR Simulation +## +vlib work +## Compile Post-PAR Model for Module main_top +vcom -87 -explicit main_top_timesim.vhd +vcom -93 -explicit main_top_tb.vhd +vsim -t 1ps -sdfmax /UUT=main_top_timesim.sdf -lib work main_top_main_top_tb_vhd_tb +do main_top_main_top_tb_vhd_tb.udo +view wave +add wave * +view structure +view signals +run 1000ns +## End diff --git a/projects/eval_dmux/main_top_main_top_tb_vhd_tb.udo b/projects/eval_dmux/main_top_main_top_tb_vhd_tb.udo new file mode 100644 index 0000000..9d670db --- /dev/null +++ b/projects/eval_dmux/main_top_main_top_tb_vhd_tb.udo @@ -0,0 +1,4 @@ +-- ProjNav VHDL simulation template: main_top_main_top_tb_vhd_tb.udo +-- You may edit this file after the line that starts with +-- '-- START' to customize your simulation +-- START user-defined simulation commands diff --git a/projects/eval_dmux/main_top_tb.vhd b/projects/eval_dmux/main_top_tb.vhd new file mode 100644 index 0000000..bcfb4aa --- /dev/null +++ b/projects/eval_dmux/main_top_tb.vhd @@ -0,0 +1,134 @@ + +-- VHDL Test Bench Created from source file main_top.vhd -- 00:26:28 06/02/2004 +-- +-- Notes: +-- This testbench has been automatically generated using types std_logic and +-- std_logic_vector for the ports of the unit under test. Xilinx recommends +-- that these types always be used for the top-level I/O of a design in order +-- to guarantee that the testbench will bind correctly to the post-implementation +-- simulation model. +-- +LIBRARY ieee; +USE ieee.std_logic_1164.ALL; +USE ieee.numeric_std.ALL; + +ENTITY main_top_main_top_tb_vhd_tb IS +END main_top_main_top_tb_vhd_tb; + +ARCHITECTURE behavior OF main_top_main_top_tb_vhd_tb IS + + COMPONENT main_top + PORT( + clk : IN std_logic; + resn : IN std_logic; + a : IN std_logic_vector(31 downto 0); + wen : IN std_logic; + csn : IN std_logic; + d : INOUT std_logic_vector(31 downto 0) + ); + END COMPONENT; + + SIGNAL clk : std_logic; + SIGNAL resn : std_logic; + SIGNAL a : std_logic_vector(31 downto 0); + SIGNAL d : std_logic_vector(31 downto 0); + SIGNAL wen : std_logic; + SIGNAL csn : std_logic; + + constant ClockPeriod : Time := 25 ns; + +BEGIN + + uut: main_top PORT MAP( + clk => clk, + resn => resn, + a => a, + d => d, + wen => wen, + csn => csn + ); + + + clockgen: process + begin + clk <= '1'; + loop + wait for (ClockPeriod / 2); + clk <= not clk; + end loop; + end process; + +-- *** Test Bench - User Defined Section *** + tb : PROCESS + BEGIN + wait for 8*ClockPeriod; + + resn <= '1'; + wait for 4*ClockPeriod; + + wen <= '0'; + + a <= X"00000000"; + wait for 1*ClockPeriod; + d <= X"AAAAAAAA"; + csn <= '0'; + wait for 1*ClockPeriod; + csn <= '1'; + + a <= X"00000010"; + wait for 1*ClockPeriod; + d <= X"BBBBBBBB"; + csn <= '0'; + wait for 1*ClockPeriod; + csn <= '1'; + + a <= X"00000020"; + wait for 1*ClockPeriod; + d <= X"CCCCCCCC"; + csn <= '0'; + wait for 1*ClockPeriod; + csn <= '1'; + + a <= X"00000030"; + wait for 1*ClockPeriod; + d <= X"DDDDDDDD"; + csn <= '0'; + wait for 1*ClockPeriod; + csn <= '1'; + + wait for 8*ClockPeriod; + wen <= '1'; + + a <= X"00000000"; + wait for 1*ClockPeriod; + d <= (31 downto 0 => 'Z'); + csn <= '0'; + wait for 1*ClockPeriod; + csn <= '1'; + + a <= X"00000010"; + wait for 1*ClockPeriod; + d <= (31 downto 0 => 'Z'); + csn <= '0'; + wait for 1*ClockPeriod; + csn <= '1'; + + a <= X"00000020"; + wait for 1*ClockPeriod; + d <= (31 downto 0 => 'Z'); + csn <= '0'; + wait for 1*ClockPeriod; + csn <= '1'; + + a <= X"00000030"; + wait for 1*ClockPeriod; + d <= (31 downto 0 => 'Z'); + csn <= '0'; + wait for 1*ClockPeriod; + csn <= '1'; + + wait; -- will wait forever + END PROCESS; +-- *** End Test Bench - User Defined Section *** + +END; diff --git a/projects/eval_dmux/main_top_timesim.vhd b/projects/eval_dmux/main_top_timesim.vhd new file mode 100644 index 0000000..e0c6528 --- /dev/null +++ b/projects/eval_dmux/main_top_timesim.vhd @@ -0,0 +1,7856 @@ +-- Xilinx Vhdl netlist produced by netgen application (version G.30) +-- Command : -intstyle ise -s 5 -pcf main_top.pcf -ngm main_top.ngm -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim main_top.ncd main_top_timesim.vhd +-- Input file : main_top.ncd +-- Output file : main_top_timesim.vhd +-- Design name : main_top +-- # of Entities : 1 +-- Xilinx : D:/Xilinx +-- Device : 3s50tq144-5 (ADVANCED 1.30 2004-03-12) + +-- This vhdl netlist is a simulation model and uses simulation +-- primitives which may not represent the true implementation of the +-- device, however the netlist is functionally correct and should not +-- be modified. This file cannot be synthesized and should only be used +-- with supported simulation tools. + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library SIMPRIM; +use SIMPRIM.VCOMPONENTS.ALL; +use SIMPRIM.VPACKAGE.ALL; + +entity main_top is + port ( + resn : in STD_LOGIC := 'X'; + wen : in STD_LOGIC := 'X'; + csn : in STD_LOGIC := 'X'; + clk : in STD_LOGIC := 'X'; + d : inout STD_LOGIC_VECTOR ( 31 downto 0 ); + a : in STD_LOGIC_VECTOR ( 31 downto 0 ) + ); +end main_top; + +architecture Structure of main_top is + signal a_4_IBUF : STD_LOGIC; + signal a_7_IBUF : STD_LOGIC; + signal N4792 : STD_LOGIC; + signal N4774 : STD_LOGIC; + signal a_5_IBUF : STD_LOGIC; + signal a_6_IBUF : STD_LOGIC; + signal N4756 : STD_LOGIC; + signal N4754 : STD_LOGIC; + signal N4725 : STD_LOGIC; + signal N2469 : STD_LOGIC; + signal Q_n0001 : STD_LOGIC; + signal Q_n0000 : STD_LOGIC; + signal N4780 : STD_LOGIC; + signal N4778 : STD_LOGIC; + signal N4786 : STD_LOGIC; + signal N4738 : STD_LOGIC; + signal N2377 : STD_LOGIC; + signal N4707 : STD_LOGIC; + signal N4705 : STD_LOGIC; + signal N4719 : STD_LOGIC; + signal csn_IBUF : STD_LOGIC; + signal wen_IBUF : STD_LOGIC; + signal Q_n0002 : STD_LOGIC; + signal N4736 : STD_LOGIC; + signal N4744 : STD_LOGIC; + signal N4742 : STD_LOGIC; + signal N4750 : STD_LOGIC; + signal I3_N174 : STD_LOGIC; + signal clk_BUFGP : STD_LOGIC; + signal N4649 : STD_LOGIC; + signal N4651 : STD_LOGIC; + signal N4653 : STD_LOGIC; + signal N4655 : STD_LOGIC; + signal clk_BUFGP_IBUFG : STD_LOGIC; + signal N4593 : STD_LOGIC; + signal N4603 : STD_LOGIC; + signal N4595 : STD_LOGIC; + signal N4607 : STD_LOGIC; + signal N4597 : STD_LOGIC; + signal N4623 : STD_LOGIC; + signal N4611 : STD_LOGIC; + signal N4599 : STD_LOGIC; + signal N4627 : STD_LOGIC; + signal N4615 : STD_LOGIC; + signal N4601 : STD_LOGIC; + signal N4619 : STD_LOGIC; + signal N4605 : STD_LOGIC; + signal N4621 : STD_LOGIC; + signal N4609 : STD_LOGIC; + signal N4625 : STD_LOGIC; + signal N4613 : STD_LOGIC; + signal N4629 : STD_LOGIC; + signal N4617 : STD_LOGIC; + signal N4631 : STD_LOGIC; + signal N4633 : STD_LOGIC; + signal N4635 : STD_LOGIC; + signal N4637 : STD_LOGIC; + signal N4639 : STD_LOGIC; + signal N4641 : STD_LOGIC; + signal N4643 : STD_LOGIC; + signal N4645 : STD_LOGIC; + signal N4647 : STD_LOGIC; + signal GLOBAL_LOGIC1 : STD_LOGIC; + signal N4816 : STD_LOGIC; + signal N4814 : STD_LOGIC; + signal N4798 : STD_LOGIC; + signal N4713 : STD_LOGIC; + signal N4711 : STD_LOGIC; + signal N4810 : STD_LOGIC; + signal N4808 : STD_LOGIC; + signal N4804 : STD_LOGIC; + signal N4768 : STD_LOGIC; + signal N4732 : STD_LOGIC; + signal N4730 : STD_LOGIC; + signal N4762 : STD_LOGIC; + signal N4802 : STD_LOGIC; + signal N4723 : STD_LOGIC; + signal N4760 : STD_LOGIC; + signal N4790 : STD_LOGIC; + signal N4784 : STD_LOGIC; + signal N4748 : STD_LOGIC; + signal N4766 : STD_LOGIC; + signal N4796 : STD_LOGIC; + signal N4717 : STD_LOGIC; + signal N4772 : STD_LOGIC; + signal GSR : STD_LOGIC; + signal GTS : STD_LOGIC; + signal N4792_F : STD_LOGIC; + signal N4792_G : STD_LOGIC; + signal dmuxo_0_F : STD_LOGIC; + signal dmuxo_0_G : STD_LOGIC; + signal N4725_F : STD_LOGIC; + signal N4725_G : STD_LOGIC; + signal Q_n0001_F : STD_LOGIC; + signal Q_n0001_G : STD_LOGIC; + signal dmuxo_8_F : STD_LOGIC; + signal dmuxo_8_G : STD_LOGIC; + signal N4786_F : STD_LOGIC; + signal N4786_G : STD_LOGIC; + signal N4738_F : STD_LOGIC; + signal N4738_G : STD_LOGIC; + signal dmuxo_13_F : STD_LOGIC; + signal dmuxo_13_G : STD_LOGIC; + signal N4719_F : STD_LOGIC; + signal N4719_G : STD_LOGIC; + signal Q_n0002_F : STD_LOGIC; + signal Q_n0002_G : STD_LOGIC; + signal dmuxo_17_F : STD_LOGIC; + signal dmuxo_17_G : STD_LOGIC; + signal dmuxo_1_F : STD_LOGIC; + signal dmuxo_1_G : STD_LOGIC; + signal N4750_F : STD_LOGIC; + signal N4750_G : STD_LOGIC; + signal d_7_IFF_IFFDMUX : STD_LOGIC; + signal d_7_IFF_ICEINV : STD_LOGIC; + signal d_7_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_7_IFF_IFF1_RST : STD_LOGIC; + signal d_7_ENABLE : STD_LOGIC; + signal d_7_GTS_OR_T : STD_LOGIC; + signal d_7_O : STD_LOGIC; + signal d_7_T : STD_LOGIC; + signal d_7_INBUF : STD_LOGIC; + signal d_8_IFF_IFFDMUX : STD_LOGIC; + signal d_8_IFF_ICEINV : STD_LOGIC; + signal d_8_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_8_ENABLE : STD_LOGIC; + signal d_8_GTS_OR_T : STD_LOGIC; + signal d_8_O : STD_LOGIC; + signal d_8_T : STD_LOGIC; + signal d_8_INBUF : STD_LOGIC; + signal d_9_ENABLE : STD_LOGIC; + signal d_9_GTS_OR_T : STD_LOGIC; + signal d_9_O : STD_LOGIC; + signal d_9_T : STD_LOGIC; + signal d_9_INBUF : STD_LOGIC; + signal d_10_ENABLE : STD_LOGIC; + signal d_10_GTS_OR_T : STD_LOGIC; + signal d_10_O : STD_LOGIC; + signal d_10_T : STD_LOGIC; + signal d_10_INBUF : STD_LOGIC; + signal clk_INBUF : STD_LOGIC; + signal d_11_IFF_IFF1_RST : STD_LOGIC; + signal d_11_IFF_IFFDMUX : STD_LOGIC; + signal d_11_IFF_ICEINV : STD_LOGIC; + signal d_11_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_11_ENABLE : STD_LOGIC; + signal d_11_GTS_OR_T : STD_LOGIC; + signal d_11_O : STD_LOGIC; + signal d_11_T : STD_LOGIC; + signal d_11_INBUF : STD_LOGIC; + signal d_20_IFF_IFF1_RST : STD_LOGIC; + signal d_20_IFF_IFFDMUX : STD_LOGIC; + signal d_20_IFF_ICEINV : STD_LOGIC; + signal d_20_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_20_ENABLE : STD_LOGIC; + signal d_20_GTS_OR_T : STD_LOGIC; + signal d_20_O : STD_LOGIC; + signal d_20_T : STD_LOGIC; + signal d_20_INBUF : STD_LOGIC; + signal d_12_ENABLE : STD_LOGIC; + signal d_12_GTS_OR_T : STD_LOGIC; + signal d_12_O : STD_LOGIC; + signal d_12_T : STD_LOGIC; + signal d_12_INBUF : STD_LOGIC; + signal d_21_ENABLE : STD_LOGIC; + signal d_21_GTS_OR_T : STD_LOGIC; + signal d_21_O : STD_LOGIC; + signal d_21_T : STD_LOGIC; + signal d_21_INBUF : STD_LOGIC; + signal d_13_ENABLE : STD_LOGIC; + signal d_13_GTS_OR_T : STD_LOGIC; + signal d_13_O : STD_LOGIC; + signal d_13_T : STD_LOGIC; + signal d_13_INBUF : STD_LOGIC; + signal d_30_ENABLE : STD_LOGIC; + signal d_30_GTS_OR_T : STD_LOGIC; + signal d_30_O : STD_LOGIC; + signal d_30_T : STD_LOGIC; + signal d_30_INBUF : STD_LOGIC; + signal d_22_ENABLE : STD_LOGIC; + signal d_22_GTS_OR_T : STD_LOGIC; + signal d_22_O : STD_LOGIC; + signal d_22_T : STD_LOGIC; + signal d_22_INBUF : STD_LOGIC; + signal d_14_ENABLE : STD_LOGIC; + signal d_14_GTS_OR_T : STD_LOGIC; + signal d_14_O : STD_LOGIC; + signal d_14_T : STD_LOGIC; + signal d_14_INBUF : STD_LOGIC; + signal d_31_ENABLE : STD_LOGIC; + signal d_31_GTS_OR_T : STD_LOGIC; + signal d_31_O : STD_LOGIC; + signal d_31_T : STD_LOGIC; + signal d_31_INBUF : STD_LOGIC; + signal d_23_ENABLE : STD_LOGIC; + signal d_23_GTS_OR_T : STD_LOGIC; + signal d_23_O : STD_LOGIC; + signal d_23_T : STD_LOGIC; + signal d_23_INBUF : STD_LOGIC; + signal d_15_ENABLE : STD_LOGIC; + signal d_15_GTS_OR_T : STD_LOGIC; + signal d_15_O : STD_LOGIC; + signal d_15_T : STD_LOGIC; + signal d_15_INBUF : STD_LOGIC; + signal d_24_ENABLE : STD_LOGIC; + signal d_24_GTS_OR_T : STD_LOGIC; + signal d_24_O : STD_LOGIC; + signal d_24_T : STD_LOGIC; + signal d_24_INBUF : STD_LOGIC; + signal d_16_ENABLE : STD_LOGIC; + signal d_16_GTS_OR_T : STD_LOGIC; + signal d_16_O : STD_LOGIC; + signal d_16_T : STD_LOGIC; + signal d_16_INBUF : STD_LOGIC; + signal d_25_ENABLE : STD_LOGIC; + signal d_25_GTS_OR_T : STD_LOGIC; + signal d_25_O : STD_LOGIC; + signal d_25_T : STD_LOGIC; + signal d_25_INBUF : STD_LOGIC; + signal d_9_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_9_IFF_ICEINV : STD_LOGIC; + signal d_9_IFF_IFFDMUX : STD_LOGIC; + signal d_8_IFF_IFF1_RST : STD_LOGIC; + signal d_12_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_12_IFF_ICEINV : STD_LOGIC; + signal d_12_IFF_IFFDMUX : STD_LOGIC; + signal d_13_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_13_IFF_ICEINV : STD_LOGIC; + signal d_13_IFF_IFFDMUX : STD_LOGIC; + signal d_22_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_22_IFF_ICEINV : STD_LOGIC; + signal d_22_IFF_IFFDMUX : STD_LOGIC; + signal d_14_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_14_IFF_ICEINV : STD_LOGIC; + signal d_14_IFF_IFFDMUX : STD_LOGIC; + signal d_31_IFF_IFF1_RST : STD_LOGIC; + signal d_31_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_31_IFF_ICEINV : STD_LOGIC; + signal d_31_IFF_IFFDMUX : STD_LOGIC; + signal d_23_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_23_IFF_ICEINV : STD_LOGIC; + signal d_23_IFF_IFFDMUX : STD_LOGIC; + signal d_24_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_24_IFF_ICEINV : STD_LOGIC; + signal d_24_IFF_IFFDMUX : STD_LOGIC; + signal d_25_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_25_IFF_ICEINV : STD_LOGIC; + signal d_25_IFF_IFFDMUX : STD_LOGIC; + signal d_17_ENABLE : STD_LOGIC; + signal d_17_GTS_OR_T : STD_LOGIC; + signal d_17_O : STD_LOGIC; + signal d_17_T : STD_LOGIC; + signal d_17_INBUF : STD_LOGIC; + signal d_26_IFF_IFFDMUX : STD_LOGIC; + signal d_26_IFF_ICEINV : STD_LOGIC; + signal d_26_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_26_ENABLE : STD_LOGIC; + signal d_26_GTS_OR_T : STD_LOGIC; + signal d_26_O : STD_LOGIC; + signal d_26_T : STD_LOGIC; + signal d_26_INBUF : STD_LOGIC; + signal d_18_ENABLE : STD_LOGIC; + signal d_18_GTS_OR_T : STD_LOGIC; + signal d_18_O : STD_LOGIC; + signal d_18_T : STD_LOGIC; + signal d_18_INBUF : STD_LOGIC; + signal d_27_IFF_IFFDMUX : STD_LOGIC; + signal d_27_IFF_ICEINV : STD_LOGIC; + signal d_27_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_27_IFF_IFF1_RST : STD_LOGIC; + signal d_27_ENABLE : STD_LOGIC; + signal d_27_GTS_OR_T : STD_LOGIC; + signal d_27_O : STD_LOGIC; + signal d_27_T : STD_LOGIC; + signal d_27_INBUF : STD_LOGIC; + signal d_19_IFF_IFF1_RST : STD_LOGIC; + signal d_19_IFF_IFFDMUX : STD_LOGIC; + signal d_19_IFF_ICEINV : STD_LOGIC; + signal d_19_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_19_ENABLE : STD_LOGIC; + signal d_19_GTS_OR_T : STD_LOGIC; + signal d_19_O : STD_LOGIC; + signal d_19_T : STD_LOGIC; + signal d_19_INBUF : STD_LOGIC; + signal csn_INBUF : STD_LOGIC; + signal d_28_ENABLE : STD_LOGIC; + signal d_28_GTS_OR_T : STD_LOGIC; + signal d_28_O : STD_LOGIC; + signal d_28_T : STD_LOGIC; + signal d_28_INBUF : STD_LOGIC; + signal d_29_ENABLE : STD_LOGIC; + signal d_29_GTS_OR_T : STD_LOGIC; + signal d_29_O : STD_LOGIC; + signal d_29_T : STD_LOGIC; + signal d_29_INBUF : STD_LOGIC; + signal a_4_INBUF : STD_LOGIC; + signal a_5_INBUF : STD_LOGIC; + signal a_6_INBUF : STD_LOGIC; + signal a_7_INBUF : STD_LOGIC; + signal wen_INBUF : STD_LOGIC; + signal d_0_ENABLE : STD_LOGIC; + signal d_0_GTS_OR_T : STD_LOGIC; + signal d_0_O : STD_LOGIC; + signal d_0_T : STD_LOGIC; + signal d_0_INBUF : STD_LOGIC; + signal d_1_IFF_IFFDMUX : STD_LOGIC; + signal d_1_IFF_ICEINV : STD_LOGIC; + signal d_1_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_1_ENABLE : STD_LOGIC; + signal d_1_GTS_OR_T : STD_LOGIC; + signal d_1_O : STD_LOGIC; + signal d_1_T : STD_LOGIC; + signal d_1_INBUF : STD_LOGIC; + signal d_2_ENABLE : STD_LOGIC; + signal d_2_GTS_OR_T : STD_LOGIC; + signal d_2_O : STD_LOGIC; + signal d_2_T : STD_LOGIC; + signal d_2_INBUF : STD_LOGIC; + signal d_3_IFF_IFFDMUX : STD_LOGIC; + signal d_3_IFF_ICEINV : STD_LOGIC; + signal d_3_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_3_ENABLE : STD_LOGIC; + signal d_3_GTS_OR_T : STD_LOGIC; + signal d_3_O : STD_LOGIC; + signal d_3_T : STD_LOGIC; + signal d_3_INBUF : STD_LOGIC; + signal d_4_ENABLE : STD_LOGIC; + signal d_4_GTS_OR_T : STD_LOGIC; + signal d_4_O : STD_LOGIC; + signal d_4_T : STD_LOGIC; + signal d_4_INBUF : STD_LOGIC; + signal d_5_IFF_IFFDMUX : STD_LOGIC; + signal d_5_IFF_ICEINV : STD_LOGIC; + signal d_5_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_5_ENABLE : STD_LOGIC; + signal d_5_GTS_OR_T : STD_LOGIC; + signal d_5_O : STD_LOGIC; + signal d_5_T : STD_LOGIC; + signal d_5_INBUF : STD_LOGIC; + signal d_6_ENABLE : STD_LOGIC; + signal d_6_GTS_OR_T : STD_LOGIC; + signal d_6_O : STD_LOGIC; + signal d_6_T : STD_LOGIC; + signal d_6_INBUF : STD_LOGIC; + signal clk_BUFGP_BUFG_S_INVNOT : STD_LOGIC; + signal dmuxo_12_F5MUX : STD_LOGIC; + signal N4848 : STD_LOGIC; + signal dmuxo_12_BXINV : STD_LOGIC; + signal N4846 : STD_LOGIC; + signal dmuxo_20_F5MUX : STD_LOGIC; + signal N4833 : STD_LOGIC; + signal dmuxo_20_BXINV : STD_LOGIC; + signal N4831 : STD_LOGIC; + signal dmuxo_21_F5MUX : STD_LOGIC; + signal N4858 : STD_LOGIC; + signal dmuxo_21_BXINV : STD_LOGIC; + signal N4856 : STD_LOGIC; + signal dmuxo_3_F5MUX : STD_LOGIC; + signal N4838 : STD_LOGIC; + signal dmuxo_3_BXINV : STD_LOGIC; + signal N4836 : STD_LOGIC; + signal dmuxo_14_F5MUX : STD_LOGIC; + signal N4883 : STD_LOGIC; + signal dmuxo_14_BXINV : STD_LOGIC; + signal N4881 : STD_LOGIC; + signal dmuxo_4_F5MUX : STD_LOGIC; + signal N4853 : STD_LOGIC; + signal dmuxo_4_BXINV : STD_LOGIC; + signal N4851 : STD_LOGIC; + signal dmuxo_5_F5MUX : STD_LOGIC; + signal N4863 : STD_LOGIC; + signal dmuxo_5_BXINV : STD_LOGIC; + signal N4861 : STD_LOGIC; + signal dmuxo_6_F5MUX : STD_LOGIC; + signal N4873 : STD_LOGIC; + signal dmuxo_6_BXINV : STD_LOGIC; + signal N4871 : STD_LOGIC; + signal dmuxo_25_F5MUX : STD_LOGIC; + signal N4868 : STD_LOGIC; + signal dmuxo_25_BXINV : STD_LOGIC; + signal N4866 : STD_LOGIC; + signal dmuxo_18_F5MUX : STD_LOGIC; + signal N4843 : STD_LOGIC; + signal dmuxo_18_BXINV : STD_LOGIC; + signal N4841 : STD_LOGIC; + signal dmuxo_9_F5MUX : STD_LOGIC; + signal N4828 : STD_LOGIC; + signal dmuxo_9_BXINV : STD_LOGIC; + signal N4826 : STD_LOGIC; + signal dmuxo_28_F5MUX : STD_LOGIC; + signal N4878 : STD_LOGIC; + signal dmuxo_28_BXINV : STD_LOGIC; + signal N4876 : STD_LOGIC; + signal dmuxo_10_F5MUX : STD_LOGIC; + signal N4823 : STD_LOGIC; + signal dmuxo_10_BXINV : STD_LOGIC; + signal N4821 : STD_LOGIC; + signal dmuxo_29_F : STD_LOGIC; + signal dmuxo_29_G : STD_LOGIC; + signal N4798_F : STD_LOGIC; + signal N4798_G : STD_LOGIC; + signal reg_a_11_DXMUX : STD_LOGIC; + signal reg_a_11_DYMUX : STD_LOGIC; + signal reg_a_11_CLKINVNOT : STD_LOGIC; + signal reg_a_11_CEINV : STD_LOGIC; + signal reg_a_21_DXMUX : STD_LOGIC; + signal reg_a_21_DYMUX : STD_LOGIC; + signal reg_a_21_CLKINVNOT : STD_LOGIC; + signal reg_a_21_CEINV : STD_LOGIC; + signal reg_a_13_DXMUX : STD_LOGIC; + signal reg_a_13_DYMUX : STD_LOGIC; + signal reg_a_13_CLKINVNOT : STD_LOGIC; + signal reg_a_13_CEINV : STD_LOGIC; + signal reg_a_30_DYMUX : STD_LOGIC; + signal reg_a_30_CLKINVNOT : STD_LOGIC; + signal reg_a_30_CEINV : STD_LOGIC; + signal reg_a_23_DXMUX : STD_LOGIC; + signal reg_a_23_DYMUX : STD_LOGIC; + signal reg_a_23_CLKINVNOT : STD_LOGIC; + signal reg_a_23_CEINV : STD_LOGIC; + signal reg_a_15_DXMUX : STD_LOGIC; + signal reg_a_15_DYMUX : STD_LOGIC; + signal reg_a_15_CLKINVNOT : STD_LOGIC; + signal reg_a_15_CEINV : STD_LOGIC; + signal reg_a_25_DXMUX : STD_LOGIC; + signal reg_a_25_DYMUX : STD_LOGIC; + signal reg_a_25_CLKINVNOT : STD_LOGIC; + signal reg_a_25_CEINV : STD_LOGIC; + signal reg_a_17_DXMUX : STD_LOGIC; + signal reg_a_17_DYMUX : STD_LOGIC; + signal reg_a_17_CLKINVNOT : STD_LOGIC; + signal reg_a_17_CEINV : STD_LOGIC; + signal dmuxo_30_F : STD_LOGIC; + signal dmuxo_30_G : STD_LOGIC; + signal dmuxo_22_F : STD_LOGIC; + signal dmuxo_22_G : STD_LOGIC; + signal reg_a_27_DXMUX : STD_LOGIC; + signal reg_a_27_DYMUX : STD_LOGIC; + signal reg_a_27_CLKINVNOT : STD_LOGIC; + signal reg_a_27_CEINV : STD_LOGIC; + signal reg_a_19_DXMUX : STD_LOGIC; + signal reg_a_19_DYMUX : STD_LOGIC; + signal reg_a_19_CLKINVNOT : STD_LOGIC; + signal reg_a_19_CEINV : STD_LOGIC; + signal reg_b_11_DXMUX : STD_LOGIC; + signal reg_b_11_DYMUX : STD_LOGIC; + signal reg_b_11_CLKINVNOT : STD_LOGIC; + signal reg_b_11_CEINV : STD_LOGIC; + signal N4804_F : STD_LOGIC; + signal N4804_G : STD_LOGIC; + signal N4768_F : STD_LOGIC; + signal N4768_G : STD_LOGIC; + signal reg_a_29_DXMUX : STD_LOGIC; + signal reg_a_29_DYMUX : STD_LOGIC; + signal reg_a_29_CLKINVNOT : STD_LOGIC; + signal reg_a_29_CEINV : STD_LOGIC; + signal reg_b_21_DXMUX : STD_LOGIC; + signal reg_b_21_DYMUX : STD_LOGIC; + signal reg_b_21_CLKINVNOT : STD_LOGIC; + signal reg_b_21_CEINV : STD_LOGIC; + signal reg_b_13_DXMUX : STD_LOGIC; + signal reg_b_13_DYMUX : STD_LOGIC; + signal reg_b_13_CLKINVNOT : STD_LOGIC; + signal reg_b_13_CEINV : STD_LOGIC; + signal reg_b_31_DXMUX : STD_LOGIC; + signal reg_b_31_DYMUX : STD_LOGIC; + signal reg_b_31_CLKINVNOT : STD_LOGIC; + signal reg_b_31_CEINV : STD_LOGIC; + signal reg_b_23_DXMUX : STD_LOGIC; + signal reg_b_23_DYMUX : STD_LOGIC; + signal reg_b_23_CLKINVNOT : STD_LOGIC; + signal reg_b_23_CEINV : STD_LOGIC; + signal reg_b_15_DXMUX : STD_LOGIC; + signal reg_b_15_DYMUX : STD_LOGIC; + signal reg_b_15_CLKINVNOT : STD_LOGIC; + signal reg_b_15_CEINV : STD_LOGIC; + signal reg_b_25_DXMUX : STD_LOGIC; + signal reg_b_25_DYMUX : STD_LOGIC; + signal reg_b_25_CLKINVNOT : STD_LOGIC; + signal reg_b_25_CEINV : STD_LOGIC; + signal reg_b_17_DXMUX : STD_LOGIC; + signal reg_b_17_DYMUX : STD_LOGIC; + signal reg_b_17_CLKINVNOT : STD_LOGIC; + signal reg_b_17_CEINV : STD_LOGIC; + signal dmuxo_26_F : STD_LOGIC; + signal dmuxo_26_G : STD_LOGIC; + signal reg_b_27_DXMUX : STD_LOGIC; + signal reg_b_27_DYMUX : STD_LOGIC; + signal reg_b_27_CLKINVNOT : STD_LOGIC; + signal reg_b_27_CEINV : STD_LOGIC; + signal reg_b_19_DXMUX : STD_LOGIC; + signal reg_b_19_DYMUX : STD_LOGIC; + signal reg_b_19_CLKINVNOT : STD_LOGIC; + signal reg_b_19_CEINV : STD_LOGIC; + signal N4762_F : STD_LOGIC; + signal N4762_G : STD_LOGIC; + signal dmuxo_2_F : STD_LOGIC; + signal dmuxo_2_G : STD_LOGIC; + signal reg_b_29_DXMUX : STD_LOGIC; + signal reg_b_29_DYMUX : STD_LOGIC; + signal reg_b_29_CLKINVNOT : STD_LOGIC; + signal reg_b_29_CEINV : STD_LOGIC; + signal reg_c_31_DYMUX : STD_LOGIC; + signal reg_c_31_CLKINVNOT : STD_LOGIC; + signal reg_c_31_CEINV : STD_LOGIC; + signal reg_a_1_DXMUX : STD_LOGIC; + signal reg_a_1_DYMUX : STD_LOGIC; + signal reg_a_1_CLKINVNOT : STD_LOGIC; + signal reg_a_1_CEINV : STD_LOGIC; + signal reg_a_3_DXMUX : STD_LOGIC; + signal reg_a_3_DYMUX : STD_LOGIC; + signal reg_a_3_CLKINVNOT : STD_LOGIC; + signal reg_a_3_CEINV : STD_LOGIC; + signal reg_a_5_DXMUX : STD_LOGIC; + signal reg_a_5_DYMUX : STD_LOGIC; + signal reg_a_5_CLKINVNOT : STD_LOGIC; + signal reg_a_5_CEINV : STD_LOGIC; + signal reg_b_1_DXMUX : STD_LOGIC; + signal reg_b_1_DYMUX : STD_LOGIC; + signal reg_b_1_CLKINVNOT : STD_LOGIC; + signal reg_b_1_CEINV : STD_LOGIC; + signal dmuxo_11_F : STD_LOGIC; + signal dmuxo_11_G : STD_LOGIC; + signal reg_a_7_DXMUX : STD_LOGIC; + signal reg_a_7_DYMUX : STD_LOGIC; + signal reg_a_7_CLKINVNOT : STD_LOGIC; + signal reg_a_7_CEINV : STD_LOGIC; + signal reg_b_3_DXMUX : STD_LOGIC; + signal reg_b_3_DYMUX : STD_LOGIC; + signal reg_b_3_CLKINVNOT : STD_LOGIC; + signal reg_b_3_CEINV : STD_LOGIC; + signal reg_a_9_DXMUX : STD_LOGIC; + signal reg_a_9_DYMUX : STD_LOGIC; + signal reg_a_9_CLKINVNOT : STD_LOGIC; + signal reg_a_9_CEINV : STD_LOGIC; + signal reg_b_5_DXMUX : STD_LOGIC; + signal reg_b_5_DYMUX : STD_LOGIC; + signal reg_b_5_CLKINVNOT : STD_LOGIC; + signal reg_b_5_CEINV : STD_LOGIC; + signal reg_b_7_DXMUX : STD_LOGIC; + signal reg_b_7_DYMUX : STD_LOGIC; + signal reg_b_7_CLKINVNOT : STD_LOGIC; + signal reg_b_7_CEINV : STD_LOGIC; + signal dmuxo_15_F : STD_LOGIC; + signal dmuxo_15_G : STD_LOGIC; + signal dmuxo_23_F : STD_LOGIC; + signal dmuxo_23_G : STD_LOGIC; + signal dmuxo_31_F : STD_LOGIC; + signal dmuxo_31_G : STD_LOGIC; + signal reg_b_9_DXMUX : STD_LOGIC; + signal reg_b_9_DYMUX : STD_LOGIC; + signal reg_b_9_CLKINVNOT : STD_LOGIC; + signal reg_b_9_CEINV : STD_LOGIC; + signal I3_N174_G : STD_LOGIC; + signal dmuxo_19_F : STD_LOGIC; + signal dmuxo_19_G : STD_LOGIC; + signal dmuxo_27_F : STD_LOGIC; + signal dmuxo_27_G : STD_LOGIC; + signal dmuxo_7_F : STD_LOGIC; + signal dmuxo_7_G : STD_LOGIC; + signal dmuxo_24_F : STD_LOGIC; + signal dmuxo_24_G : STD_LOGIC; + signal dmuxo_16_F : STD_LOGIC; + signal dmuxo_16_G : STD_LOGIC; + signal d_5_IFF_IFF1_RST : STD_LOGIC; + signal d_6_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_6_IFF_ICEINV : STD_LOGIC; + signal d_6_IFF_IFFDMUX : STD_LOGIC; + signal d_6_IFF_IFF1_RST : STD_LOGIC; + signal d_23_IFF_IFF1_RST : STD_LOGIC; + signal d_15_IFF_IFF1_RST : STD_LOGIC; + signal d_15_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_15_IFF_ICEINV : STD_LOGIC; + signal d_15_IFF_IFFDMUX : STD_LOGIC; + signal d_0_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_0_IFF_ICEINV : STD_LOGIC; + signal d_0_IFF_IFFDMUX : STD_LOGIC; + signal d_0_IFF_IFF1_RST : STD_LOGIC; + signal d_1_IFF_IFF1_RST : STD_LOGIC; + signal d_2_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_2_IFF_ICEINV : STD_LOGIC; + signal d_2_IFF_IFFDMUX : STD_LOGIC; + signal d_2_IFF_IFF1_RST : STD_LOGIC; + signal reg_b_9_FFY_RST : STD_LOGIC; + signal reg_b_9_FFX_RST : STD_LOGIC; + signal d_13_IFF_IFF1_RST : STD_LOGIC; + signal d_30_IFF_IFF1_RST : STD_LOGIC; + signal d_30_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_30_IFF_ICEINV : STD_LOGIC; + signal d_30_IFF_IFFDMUX : STD_LOGIC; + signal d_24_IFF_IFF1_RST : STD_LOGIC; + signal d_16_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_16_IFF_ICEINV : STD_LOGIC; + signal d_16_IFF_IFFDMUX : STD_LOGIC; + signal d_16_IFF_IFF1_RST : STD_LOGIC; + signal d_22_IFF_IFF1_RST : STD_LOGIC; + signal d_14_IFF_IFF1_RST : STD_LOGIC; + signal d_28_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_28_IFF_ICEINV : STD_LOGIC; + signal d_28_IFF_IFFDMUX : STD_LOGIC; + signal d_28_IFF_IFF1_RST : STD_LOGIC; + signal d_29_IFF_IFF1_RST : STD_LOGIC; + signal d_29_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_29_IFF_ICEINV : STD_LOGIC; + signal d_29_IFF_IFFDMUX : STD_LOGIC; + signal d_12_IFF_IFF1_RST : STD_LOGIC; + signal d_21_IFF_IFF1_RST : STD_LOGIC; + signal d_21_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_21_IFF_ICEINV : STD_LOGIC; + signal d_21_IFF_IFFDMUX : STD_LOGIC; + signal d_9_IFF_IFF1_RST : STD_LOGIC; + signal d_10_IFF_IFF1_RST : STD_LOGIC; + signal d_10_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_10_IFF_ICEINV : STD_LOGIC; + signal d_10_IFF_IFFDMUX : STD_LOGIC; + signal d_3_IFF_IFF1_RST : STD_LOGIC; + signal d_4_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_4_IFF_ICEINV : STD_LOGIC; + signal d_4_IFF_IFFDMUX : STD_LOGIC; + signal d_4_IFF_IFF1_RST : STD_LOGIC; + signal reg_a_25_FFY_RST : STD_LOGIC; + signal reg_a_25_FFX_RST : STD_LOGIC; + signal reg_a_17_FFY_RST : STD_LOGIC; + signal reg_a_17_FFX_RST : STD_LOGIC; + signal reg_a_27_FFY_RST : STD_LOGIC; + signal reg_a_11_FFY_RST : STD_LOGIC; + signal reg_a_11_FFX_RST : STD_LOGIC; + signal reg_a_21_FFY_RST : STD_LOGIC; + signal d_26_IFF_IFF1_RST : STD_LOGIC; + signal d_18_IFF_IFF1_RST : STD_LOGIC; + signal d_18_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_18_IFF_ICEINV : STD_LOGIC; + signal d_18_IFF_IFFDMUX : STD_LOGIC; + signal reg_a_5_FFY_RST : STD_LOGIC; + signal reg_a_5_FFX_RST : STD_LOGIC; + signal reg_b_1_FFY_RST : STD_LOGIC; + signal reg_b_1_FFX_RST : STD_LOGIC; + signal reg_a_7_FFY_RST : STD_LOGIC; + signal reg_a_7_FFX_RST : STD_LOGIC; + signal d_25_IFF_IFF1_RST : STD_LOGIC; + signal d_17_IFF_IFF1_RST : STD_LOGIC; + signal d_17_IFF_ICLK1INVNOT : STD_LOGIC; + signal d_17_IFF_ICEINV : STD_LOGIC; + signal d_17_IFF_IFFDMUX : STD_LOGIC; + signal reg_a_29_FFY_RST : STD_LOGIC; + signal reg_a_29_FFX_RST : STD_LOGIC; + signal reg_b_21_FFY_RST : STD_LOGIC; + signal reg_b_21_FFX_RST : STD_LOGIC; + signal reg_b_13_FFY_RST : STD_LOGIC; + signal reg_b_13_FFX_RST : STD_LOGIC; + signal reg_b_31_FFY_RST : STD_LOGIC; + signal reg_b_31_FFX_RST : STD_LOGIC; + signal reg_b_23_FFY_RST : STD_LOGIC; + signal reg_b_23_FFX_RST : STD_LOGIC; + signal reg_b_15_FFY_RST : STD_LOGIC; + signal reg_b_15_FFX_RST : STD_LOGIC; + signal reg_b_25_FFY_RST : STD_LOGIC; + signal reg_b_25_FFX_RST : STD_LOGIC; + signal reg_b_17_FFY_RST : STD_LOGIC; + signal reg_a_27_FFX_RST : STD_LOGIC; + signal reg_a_19_FFY_RST : STD_LOGIC; + signal reg_a_19_FFX_RST : STD_LOGIC; + signal reg_b_11_FFY_RST : STD_LOGIC; + signal reg_b_11_FFX_RST : STD_LOGIC; + signal reg_a_21_FFX_RST : STD_LOGIC; + signal reg_a_13_FFY_RST : STD_LOGIC; + signal reg_a_13_FFX_RST : STD_LOGIC; + signal reg_a_30_FFY_RST : STD_LOGIC; + signal reg_a_23_FFY_RST : STD_LOGIC; + signal reg_a_23_FFX_RST : STD_LOGIC; + signal reg_a_15_FFY_RST : STD_LOGIC; + signal reg_a_15_FFX_RST : STD_LOGIC; + signal reg_b_17_FFX_RST : STD_LOGIC; + signal reg_b_27_FFY_RST : STD_LOGIC; + signal reg_b_27_FFX_RST : STD_LOGIC; + signal reg_b_19_FFY_RST : STD_LOGIC; + signal reg_b_19_FFX_RST : STD_LOGIC; + signal reg_b_29_FFY_RST : STD_LOGIC; + signal reg_b_29_FFX_RST : STD_LOGIC; + signal reg_c_31_FFY_RST : STD_LOGIC; + signal reg_a_1_FFY_RST : STD_LOGIC; + signal reg_a_1_FFX_RST : STD_LOGIC; + signal reg_a_3_FFY_RST : STD_LOGIC; + signal reg_a_3_FFX_RST : STD_LOGIC; + signal reg_b_3_FFY_RST : STD_LOGIC; + signal reg_b_3_FFX_RST : STD_LOGIC; + signal reg_a_9_FFY_RST : STD_LOGIC; + signal reg_a_9_FFX_RST : STD_LOGIC; + signal reg_b_5_FFY_RST : STD_LOGIC; + signal reg_b_5_FFX_RST : STD_LOGIC; + signal reg_b_7_FFY_RST : STD_LOGIC; + signal reg_b_7_FFX_RST : STD_LOGIC; + signal VCC : STD_LOGIC; + signal GND : STD_LOGIC; + signal reg_c : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal reg_b : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal reg_a : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal dmuxo : STD_LOGIC_VECTOR ( 31 downto 0 ); +begin + dmuxo_23_34_SW1 : X_LUT4 + generic map( + INIT => X"FDFD" + ) + port map ( + ADR0 => reg_c(23), + ADR1 => a_4_IBUF, + ADR2 => a_7_IBUF, + ADR3 => VCC, + O => N4792_F + ); + dmuxo_16_34_SW1 : X_LUT4 + generic map( + INIT => X"FCFF" + ) + port map ( + ADR0 => VCC, + ADR1 => a_4_IBUF, + ADR2 => a_7_IBUF, + ADR3 => reg_c(16), + O => N4792_G + ); + N4792_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4792_F, + O => N4792 + ); + N4792_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4792_G, + O => N4774 + ); + dmuxo_0_34 : X_LUT4 + generic map( + INIT => X"1015" + ) + port map ( + ADR0 => a_6_IBUF, + ADR1 => N4756, + ADR2 => a_5_IBUF, + ADR3 => N4754, + O => dmuxo_0_F + ); + dmuxo_0_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(0), + ADR2 => a_7_IBUF, + ADR3 => reg_a(0), + O => dmuxo_0_G + ); + dmuxo_0_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_0_F, + O => dmuxo(0) + ); + dmuxo_0_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_0_G, + O => N4754 + ); + N4725_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4725_F, + O => N4725 + ); + N4725_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4725_G, + O => N4756 + ); + Q_n00001 : X_LUT4 + generic map( + INIT => X"0030" + ) + port map ( + ADR0 => VCC, + ADR1 => a_5_IBUF, + ADR2 => N2469, + ADR3 => a_4_IBUF, + O => Q_n0001_G + ); + Q_n0001_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001_F, + O => Q_n0001 + ); + Q_n0001_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001_G, + O => Q_n0000 + ); + dmuxo_11_34_SW1 : X_LUT4 + generic map( + INIT => X"FFDD" + ) + port map ( + ADR0 => reg_c(11), + ADR1 => a_7_IBUF, + ADR2 => VCC, + ADR3 => a_4_IBUF, + O => N4725_F + ); + dmuxo_8_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_8_F, + O => dmuxo(8) + ); + dmuxo_8_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_8_G, + O => N4778 + ); + dmuxo_8_34_SW1 : X_LUT4 + generic map( + INIT => X"FFF3" + ) + port map ( + ADR0 => VCC, + ADR1 => reg_c(8), + ADR2 => a_7_IBUF, + ADR3 => a_4_IBUF, + O => N4786_G + ); + N4786_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4786_F, + O => N4786 + ); + N4786_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4786_G, + O => N4780 + ); + N4738_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4738_F, + O => N4738 + ); + N4738_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4738_G, + O => N2377 + ); + dmuxo_13_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_13_F, + O => dmuxo(13) + ); + dmuxo_13_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_13_G, + O => N4705 + ); + N4719_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4719_F, + O => N4719 + ); + N4719_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4719_G, + O => N4707 + ); + Q_n0002_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002_F, + O => Q_n0002 + ); + Q_n0002_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002_G, + O => N2469 + ); + dmuxo_17_34 : X_LUT4 + generic map( + INIT => X"0047" + ) + port map ( + ADR0 => N4738, + ADR1 => a_5_IBUF, + ADR2 => N4736, + ADR3 => a_6_IBUF, + O => dmuxo_17_F + ); + dmuxo_17_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_17_F, + O => dmuxo(17) + ); + dmuxo_17_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_17_G, + O => N4736 + ); + dmuxo_1_34 : X_LUT4 + generic map( + INIT => X"0047" + ) + port map ( + ADR0 => N4744, + ADR1 => a_5_IBUF, + ADR2 => N4742, + ADR3 => a_6_IBUF, + O => dmuxo_1_F + ); + dmuxo_1_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_1_F, + O => dmuxo(1) + ); + dmuxo_1_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_1_G, + O => N4742 + ); + dmuxo_19_34_SW1 : X_LUT4 + generic map( + INIT => X"FBFB" + ) + port map ( + ADR0 => a_7_IBUF, + ADR1 => reg_c(19), + ADR2 => a_4_IBUF, + ADR3 => VCC, + O => N4750_F + ); + N4750_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4750_F, + O => N4750 + ); + N4750_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4750_G, + O => N4744 + ); + d_7_IFF_ICEINV_0 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_7_IFF_ICEINV + ); + d_7_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_7_IFF_ICLK1INVNOT + ); + d_7_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_7_INBUF, + O => N4649 + ); + d_7_IFF_IFFDMUX_1 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_7_INBUF, + O => d_7_IFF_IFFDMUX + ); + reg_c_7 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_7_IFF_IFFDMUX, + CE => d_7_IFF_ICEINV, + CLK => d_7_IFF_ICLK1INVNOT, + SET => GND, + RST => d_7_IFF_IFF1_RST, + O => reg_c(7) + ); + d_7_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_7_IFF_IFF1_RST + ); + d_7_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_7_O, + CTL => d_7_ENABLE, + O => d(7) + ); + d_7_ENABLEINV : X_INV + port map ( + I => d_7_GTS_OR_T, + O => d_7_ENABLE + ); + d_7_GTS_OR_T_2 : X_OR2 + port map ( + I0 => GTS, + I1 => d_7_T, + O => d_7_GTS_OR_T + ); + d_7_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(7), + O => d_7_INBUF + ); + d_8_IFF_ICEINV_3 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_8_IFF_ICEINV + ); + d_8_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_8_IFF_ICLK1INVNOT + ); + d_8_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_8_INBUF, + O => N4651 + ); + d_8_IFF_IFFDMUX_4 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_8_INBUF, + O => d_8_IFF_IFFDMUX + ); + d_8_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_8_O, + CTL => d_8_ENABLE, + O => d(8) + ); + d_8_ENABLEINV : X_INV + port map ( + I => d_8_GTS_OR_T, + O => d_8_ENABLE + ); + d_8_GTS_OR_T_5 : X_OR2 + port map ( + I0 => GTS, + I1 => d_8_T, + O => d_8_GTS_OR_T + ); + d_8_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(8), + O => d_8_INBUF + ); + d_9_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_9_O, + CTL => d_9_ENABLE, + O => d(9) + ); + d_9_ENABLEINV : X_INV + port map ( + I => d_9_GTS_OR_T, + O => d_9_ENABLE + ); + d_9_GTS_OR_T_6 : X_OR2 + port map ( + I0 => GTS, + I1 => d_9_T, + O => d_9_GTS_OR_T + ); + d_9_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(9), + O => d_9_INBUF + ); + d_10_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_10_O, + CTL => d_10_ENABLE, + O => d(10) + ); + d_10_ENABLEINV : X_INV + port map ( + I => d_10_GTS_OR_T, + O => d_10_ENABLE + ); + d_10_GTS_OR_T_7 : X_OR2 + port map ( + I0 => GTS, + I1 => d_10_T, + O => d_10_GTS_OR_T + ); + d_10_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(10), + O => d_10_INBUF + ); + clk_BUFGP_IBUFG_8 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => clk, + O => clk_INBUF + ); + d_11_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_11_IFF_IFF1_RST + ); + reg_c_11 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_11_IFF_IFFDMUX, + CE => d_11_IFF_ICEINV, + CLK => d_11_IFF_ICLK1INVNOT, + SET => GND, + RST => d_11_IFF_IFF1_RST, + O => reg_c(11) + ); + d_11_IFF_ICEINV_9 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_11_IFF_ICEINV + ); + d_11_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_11_IFF_ICLK1INVNOT + ); + d_11_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_11_INBUF, + O => N4593 + ); + d_11_IFF_IFFDMUX_10 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_11_INBUF, + O => d_11_IFF_IFFDMUX + ); + d_11_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_11_O, + CTL => d_11_ENABLE, + O => d(11) + ); + d_11_ENABLEINV : X_INV + port map ( + I => d_11_GTS_OR_T, + O => d_11_ENABLE + ); + d_11_GTS_OR_T_11 : X_OR2 + port map ( + I0 => GTS, + I1 => d_11_T, + O => d_11_GTS_OR_T + ); + d_11_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(11), + O => d_11_INBUF + ); + d_20_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_20_IFF_IFF1_RST + ); + reg_c_20 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_20_IFF_IFFDMUX, + CE => d_20_IFF_ICEINV, + CLK => d_20_IFF_ICLK1INVNOT, + SET => GND, + RST => d_20_IFF_IFF1_RST, + O => reg_c(20) + ); + d_20_IFF_ICEINV_12 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_20_IFF_ICEINV + ); + d_20_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_20_IFF_ICLK1INVNOT + ); + d_20_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_20_INBUF, + O => N4603 + ); + d_20_IFF_IFFDMUX_13 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_20_INBUF, + O => d_20_IFF_IFFDMUX + ); + d_20_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_20_O, + CTL => d_20_ENABLE, + O => d(20) + ); + d_20_ENABLEINV : X_INV + port map ( + I => d_20_GTS_OR_T, + O => d_20_ENABLE + ); + d_20_GTS_OR_T_14 : X_OR2 + port map ( + I0 => GTS, + I1 => d_20_T, + O => d_20_GTS_OR_T + ); + d_20_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(20), + O => d_20_INBUF + ); + dmuxo_8_34_SW0 : X_LUT4 + generic map( + INIT => X"CDFD" + ) + port map ( + ADR0 => reg_a(8), + ADR1 => a_7_IBUF, + ADR2 => a_4_IBUF, + ADR3 => reg_b(8), + O => dmuxo_8_G + ); + d_12_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_12_O, + CTL => d_12_ENABLE, + O => d(12) + ); + d_12_ENABLEINV : X_INV + port map ( + I => d_12_GTS_OR_T, + O => d_12_ENABLE + ); + d_12_GTS_OR_T_15 : X_OR2 + port map ( + I0 => GTS, + I1 => d_12_T, + O => d_12_GTS_OR_T + ); + d_12_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(12), + O => d_12_INBUF + ); + Q_n00011 : X_LUT4 + generic map( + INIT => X"3000" + ) + port map ( + ADR0 => VCC, + ADR1 => a_5_IBUF, + ADR2 => N2469, + ADR3 => a_4_IBUF, + O => Q_n0001_F + ); + d_21_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_21_O, + CTL => d_21_ENABLE, + O => d(21) + ); + d_21_ENABLEINV : X_INV + port map ( + I => d_21_GTS_OR_T, + O => d_21_ENABLE + ); + d_21_GTS_OR_T_16 : X_OR2 + port map ( + I0 => GTS, + I1 => d_21_T, + O => d_21_GTS_OR_T + ); + d_21_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(21), + O => d_21_INBUF + ); + d_13_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_13_O, + CTL => d_13_ENABLE, + O => d(13) + ); + d_13_ENABLEINV : X_INV + port map ( + I => d_13_GTS_OR_T, + O => d_13_ENABLE + ); + d_13_GTS_OR_T_17 : X_OR2 + port map ( + I0 => GTS, + I1 => d_13_T, + O => d_13_GTS_OR_T + ); + d_13_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(13), + O => d_13_INBUF + ); + d_30_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_30_O, + CTL => d_30_ENABLE, + O => d(30) + ); + d_30_ENABLEINV : X_INV + port map ( + I => d_30_GTS_OR_T, + O => d_30_ENABLE + ); + d_30_GTS_OR_T_18 : X_OR2 + port map ( + I0 => GTS, + I1 => d_30_T, + O => d_30_GTS_OR_T + ); + d_30_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(30), + O => d_30_INBUF + ); + d_22_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_22_O, + CTL => d_22_ENABLE, + O => d(22) + ); + d_22_ENABLEINV : X_INV + port map ( + I => d_22_GTS_OR_T, + O => d_22_ENABLE + ); + d_22_GTS_OR_T_19 : X_OR2 + port map ( + I0 => GTS, + I1 => d_22_T, + O => d_22_GTS_OR_T + ); + d_22_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(22), + O => d_22_INBUF + ); + d_14_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_14_O, + CTL => d_14_ENABLE, + O => d(14) + ); + d_14_ENABLEINV : X_INV + port map ( + I => d_14_GTS_OR_T, + O => d_14_ENABLE + ); + d_14_GTS_OR_T_20 : X_OR2 + port map ( + I0 => GTS, + I1 => d_14_T, + O => d_14_GTS_OR_T + ); + d_14_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(14), + O => d_14_INBUF + ); + d_31_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_31_O, + CTL => d_31_ENABLE, + O => d(31) + ); + d_31_ENABLEINV : X_INV + port map ( + I => d_31_GTS_OR_T, + O => d_31_ENABLE + ); + d_31_GTS_OR_T_21 : X_OR2 + port map ( + I0 => GTS, + I1 => d_31_T, + O => d_31_GTS_OR_T + ); + d_31_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(31), + O => d_31_INBUF + ); + d_23_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_23_O, + CTL => d_23_ENABLE, + O => d(23) + ); + d_23_ENABLEINV : X_INV + port map ( + I => d_23_GTS_OR_T, + O => d_23_ENABLE + ); + d_23_GTS_OR_T_22 : X_OR2 + port map ( + I0 => GTS, + I1 => d_23_T, + O => d_23_GTS_OR_T + ); + d_23_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(23), + O => d_23_INBUF + ); + d_15_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_15_O, + CTL => d_15_ENABLE, + O => d(15) + ); + d_15_ENABLEINV : X_INV + port map ( + I => d_15_GTS_OR_T, + O => d_15_ENABLE + ); + d_15_GTS_OR_T_23 : X_OR2 + port map ( + I0 => GTS, + I1 => d_15_T, + O => d_15_GTS_OR_T + ); + d_15_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(15), + O => d_15_INBUF + ); + d_24_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_24_O, + CTL => d_24_ENABLE, + O => d(24) + ); + d_24_ENABLEINV : X_INV + port map ( + I => d_24_GTS_OR_T, + O => d_24_ENABLE + ); + d_24_GTS_OR_T_24 : X_OR2 + port map ( + I0 => GTS, + I1 => d_24_T, + O => d_24_GTS_OR_T + ); + d_24_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(24), + O => d_24_INBUF + ); + d_16_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_16_O, + CTL => d_16_ENABLE, + O => d(16) + ); + d_16_ENABLEINV : X_INV + port map ( + I => d_16_GTS_OR_T, + O => d_16_ENABLE + ); + d_16_GTS_OR_T_25 : X_OR2 + port map ( + I0 => GTS, + I1 => d_16_T, + O => d_16_GTS_OR_T + ); + d_16_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(16), + O => d_16_INBUF + ); + d_25_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_25_O, + CTL => d_25_ENABLE, + O => d(25) + ); + d_25_ENABLEINV : X_INV + port map ( + I => d_25_GTS_OR_T, + O => d_25_ENABLE + ); + d_25_GTS_OR_T_26 : X_OR2 + port map ( + I0 => GTS, + I1 => d_25_T, + O => d_25_GTS_OR_T + ); + d_25_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(25), + O => d_25_INBUF + ); + dmuxo_0_34_SW1 : X_LUT4 + generic map( + INIT => X"FFCF" + ) + port map ( + ADR0 => VCC, + ADR1 => a_7_IBUF, + ADR2 => reg_c(0), + ADR3 => a_4_IBUF, + O => N4725_G + ); + Ker23751 : X_LUT4 + generic map( + INIT => X"FAFA" + ) + port map ( + ADR0 => a_6_IBUF, + ADR1 => VCC, + ADR2 => a_7_IBUF, + ADR3 => VCC, + O => N4738_G + ); + Ker24671 : X_LUT4 + generic map( + INIT => X"0001" + ) + port map ( + ADR0 => a_6_IBUF, + ADR1 => wen_IBUF, + ADR2 => csn_IBUF, + ADR3 => a_7_IBUF, + O => Q_n0002_G + ); + dmuxo_13_34_SW1 : X_LUT4 + generic map( + INIT => X"FFCF" + ) + port map ( + ADR0 => VCC, + ADR1 => a_4_IBUF, + ADR2 => reg_c(13), + ADR3 => a_7_IBUF, + O => N4719_G + ); + dmuxo_17_34_SW0 : X_LUT4 + generic map( + INIT => X"FF1D" + ) + port map ( + ADR0 => reg_a(17), + ADR1 => a_4_IBUF, + ADR2 => reg_b(17), + ADR3 => a_7_IBUF, + O => dmuxo_17_G + ); + dmuxo_1_34_SW0 : X_LUT4 + generic map( + INIT => X"FF1D" + ) + port map ( + ADR0 => reg_a(1), + ADR1 => a_4_IBUF, + ADR2 => reg_b(1), + ADR3 => a_7_IBUF, + O => dmuxo_1_G + ); + dmuxo_1_34_SW1 : X_LUT4 + generic map( + INIT => X"FBFB" + ) + port map ( + ADR0 => a_7_IBUF, + ADR1 => reg_c(1), + ADR2 => a_4_IBUF, + ADR3 => VCC, + O => N4750_G + ); + d_9_IFF_IFFDMUX_27 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_9_INBUF, + O => d_9_IFF_IFFDMUX + ); + d_9_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_9_INBUF, + O => N4653 + ); + d_9_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_9_IFF_ICLK1INVNOT + ); + d_9_IFF_ICEINV_28 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_9_IFF_ICEINV + ); + reg_c_8 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_8_IFF_IFFDMUX, + CE => d_8_IFF_ICEINV, + CLK => d_8_IFF_ICLK1INVNOT, + SET => GND, + RST => d_8_IFF_IFF1_RST, + O => reg_c(8) + ); + d_8_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_8_IFF_IFF1_RST + ); + d_12_IFF_IFFDMUX_29 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_12_INBUF, + O => d_12_IFF_IFFDMUX + ); + d_12_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_12_INBUF, + O => N4595 + ); + d_12_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_12_IFF_ICLK1INVNOT + ); + d_12_IFF_ICEINV_30 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_12_IFF_ICEINV + ); + d_13_IFF_IFFDMUX_31 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_13_INBUF, + O => d_13_IFF_IFFDMUX + ); + d_13_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_13_INBUF, + O => N4597 + ); + d_13_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_13_IFF_ICLK1INVNOT + ); + d_13_IFF_ICEINV_32 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_13_IFF_ICEINV + ); + d_22_IFF_IFFDMUX_33 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_22_INBUF, + O => d_22_IFF_IFFDMUX + ); + d_22_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_22_INBUF, + O => N4611 + ); + d_22_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_22_IFF_ICLK1INVNOT + ); + d_22_IFF_ICEINV_34 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_22_IFF_ICEINV + ); + d_14_IFF_IFFDMUX_35 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_14_INBUF, + O => d_14_IFF_IFFDMUX + ); + d_14_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_14_INBUF, + O => N4599 + ); + d_14_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_14_IFF_ICLK1INVNOT + ); + d_14_IFF_ICEINV_36 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_14_IFF_ICEINV + ); + d_31_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_31_IFF_IFF1_RST + ); + reg_a_31 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_31_IFF_IFFDMUX, + CE => d_31_IFF_ICEINV, + CLK => d_31_IFF_ICLK1INVNOT, + SET => GND, + RST => d_31_IFF_IFF1_RST, + O => reg_a(31) + ); + d_31_IFF_IFFDMUX_37 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_31_INBUF, + O => d_31_IFF_IFFDMUX + ); + d_31_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_31_INBUF, + O => N4627 + ); + d_31_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_31_IFF_ICLK1INVNOT + ); + d_31_IFF_ICEINV_38 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => d_31_IFF_ICEINV + ); + d_23_IFF_IFFDMUX_39 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_23_INBUF, + O => d_23_IFF_IFFDMUX + ); + d_23_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_23_INBUF, + O => N4615 + ); + d_23_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_23_IFF_ICLK1INVNOT + ); + d_23_IFF_ICEINV_40 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_23_IFF_ICEINV + ); + d_24_IFF_IFFDMUX_41 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_24_INBUF, + O => d_24_IFF_IFFDMUX + ); + d_24_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_24_INBUF, + O => N4619 + ); + d_24_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_24_IFF_ICLK1INVNOT + ); + d_24_IFF_ICEINV_42 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_24_IFF_ICEINV + ); + d_25_IFF_IFFDMUX_43 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_25_INBUF, + O => d_25_IFF_IFFDMUX + ); + d_25_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_25_INBUF, + O => N4621 + ); + d_25_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_25_IFF_ICLK1INVNOT + ); + d_25_IFF_ICEINV_44 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_25_IFF_ICEINV + ); + d_17_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_17_O, + CTL => d_17_ENABLE, + O => d(17) + ); + d_17_ENABLEINV : X_INV + port map ( + I => d_17_GTS_OR_T, + O => d_17_ENABLE + ); + d_17_GTS_OR_T_45 : X_OR2 + port map ( + I0 => GTS, + I1 => d_17_T, + O => d_17_GTS_OR_T + ); + d_17_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(17), + O => d_17_INBUF + ); + d_26_IFF_ICEINV_46 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_26_IFF_ICEINV + ); + d_26_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_26_IFF_ICLK1INVNOT + ); + d_26_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_26_INBUF, + O => N4625 + ); + d_26_IFF_IFFDMUX_47 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_26_INBUF, + O => d_26_IFF_IFFDMUX + ); + d_26_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_26_O, + CTL => d_26_ENABLE, + O => d(26) + ); + d_26_ENABLEINV : X_INV + port map ( + I => d_26_GTS_OR_T, + O => d_26_ENABLE + ); + d_26_GTS_OR_T_48 : X_OR2 + port map ( + I0 => GTS, + I1 => d_26_T, + O => d_26_GTS_OR_T + ); + d_26_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(26), + O => d_26_INBUF + ); + d_18_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_18_O, + CTL => d_18_ENABLE, + O => d(18) + ); + d_18_ENABLEINV : X_INV + port map ( + I => d_18_GTS_OR_T, + O => d_18_ENABLE + ); + d_18_GTS_OR_T_49 : X_OR2 + port map ( + I0 => GTS, + I1 => d_18_T, + O => d_18_GTS_OR_T + ); + d_18_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(18), + O => d_18_INBUF + ); + d_27_IFF_ICEINV_50 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_27_IFF_ICEINV + ); + d_27_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_27_IFF_ICLK1INVNOT + ); + d_27_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_27_INBUF, + O => N4629 + ); + d_27_IFF_IFFDMUX_51 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_27_INBUF, + O => d_27_IFF_IFFDMUX + ); + reg_c_27 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_27_IFF_IFFDMUX, + CE => d_27_IFF_ICEINV, + CLK => d_27_IFF_ICLK1INVNOT, + SET => GND, + RST => d_27_IFF_IFF1_RST, + O => reg_c(27) + ); + d_27_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_27_IFF_IFF1_RST + ); + d_27_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_27_O, + CTL => d_27_ENABLE, + O => d(27) + ); + d_27_ENABLEINV : X_INV + port map ( + I => d_27_GTS_OR_T, + O => d_27_ENABLE + ); + d_27_GTS_OR_T_52 : X_OR2 + port map ( + I0 => GTS, + I1 => d_27_T, + O => d_27_GTS_OR_T + ); + d_27_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(27), + O => d_27_INBUF + ); + d_19_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_19_IFF_IFF1_RST + ); + reg_c_19 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_19_IFF_IFFDMUX, + CE => d_19_IFF_ICEINV, + CLK => d_19_IFF_ICLK1INVNOT, + SET => GND, + RST => d_19_IFF_IFF1_RST, + O => reg_c(19) + ); + d_19_IFF_ICEINV_53 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_19_IFF_ICEINV + ); + d_19_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_19_IFF_ICLK1INVNOT + ); + d_19_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_19_INBUF, + O => N4617 + ); + d_19_IFF_IFFDMUX_54 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_19_INBUF, + O => d_19_IFF_IFFDMUX + ); + d_19_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_19_O, + CTL => d_19_ENABLE, + O => d(19) + ); + d_19_ENABLEINV : X_INV + port map ( + I => d_19_GTS_OR_T, + O => d_19_ENABLE + ); + d_19_GTS_OR_T_55 : X_OR2 + port map ( + I0 => GTS, + I1 => d_19_T, + O => d_19_GTS_OR_T + ); + d_19_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(19), + O => d_19_INBUF + ); + csn_IBUF_56 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => csn, + O => csn_INBUF + ); + dmuxo_8_34 : X_LUT4 + generic map( + INIT => X"0207" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => N4780, + ADR2 => a_6_IBUF, + ADR3 => N4778, + O => dmuxo_8_F + ); + d_28_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_28_O, + CTL => d_28_ENABLE, + O => d(28) + ); + d_28_ENABLEINV : X_INV + port map ( + I => d_28_GTS_OR_T, + O => d_28_ENABLE + ); + d_28_GTS_OR_T_57 : X_OR2 + port map ( + I0 => GTS, + I1 => d_28_T, + O => d_28_GTS_OR_T + ); + d_28_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(28), + O => d_28_INBUF + ); + d_29_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_29_O, + CTL => d_29_ENABLE, + O => d(29) + ); + d_29_ENABLEINV : X_INV + port map ( + I => d_29_GTS_OR_T, + O => d_29_ENABLE + ); + d_29_GTS_OR_T_58 : X_OR2 + port map ( + I0 => GTS, + I1 => d_29_T, + O => d_29_GTS_OR_T + ); + d_29_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(29), + O => d_29_INBUF + ); + a_4_IBUF_59 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a(4), + O => a_4_INBUF + ); + a_5_IBUF_60 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a(5), + O => a_5_INBUF + ); + a_6_IBUF_61 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a(6), + O => a_6_INBUF + ); + a_7_IBUF_62 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a(7), + O => a_7_INBUF + ); + wen_IBUF_63 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => wen, + O => wen_INBUF + ); + d_0_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_0_O, + CTL => d_0_ENABLE, + O => d(0) + ); + d_0_ENABLEINV : X_INV + port map ( + I => d_0_GTS_OR_T, + O => d_0_ENABLE + ); + d_0_GTS_OR_T_64 : X_OR2 + port map ( + I0 => GTS, + I1 => d_0_T, + O => d_0_GTS_OR_T + ); + d_0_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(0), + O => d_0_INBUF + ); + d_1_IFF_ICEINV_65 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_1_IFF_ICEINV + ); + d_1_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_1_IFF_ICLK1INVNOT + ); + d_1_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_1_INBUF, + O => N4637 + ); + d_1_IFF_IFFDMUX_66 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_1_INBUF, + O => d_1_IFF_IFFDMUX + ); + d_1_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_1_O, + CTL => d_1_ENABLE, + O => d(1) + ); + d_1_ENABLEINV : X_INV + port map ( + I => d_1_GTS_OR_T, + O => d_1_ENABLE + ); + d_1_GTS_OR_T_67 : X_OR2 + port map ( + I0 => GTS, + I1 => d_1_T, + O => d_1_GTS_OR_T + ); + d_1_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(1), + O => d_1_INBUF + ); + d_2_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_2_O, + CTL => d_2_ENABLE, + O => d(2) + ); + d_2_ENABLEINV : X_INV + port map ( + I => d_2_GTS_OR_T, + O => d_2_ENABLE + ); + d_2_GTS_OR_T_68 : X_OR2 + port map ( + I0 => GTS, + I1 => d_2_T, + O => d_2_GTS_OR_T + ); + d_2_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(2), + O => d_2_INBUF + ); + d_3_IFF_ICEINV_69 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_3_IFF_ICEINV + ); + d_3_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_3_IFF_ICLK1INVNOT + ); + d_3_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_3_INBUF, + O => N4641 + ); + d_3_IFF_IFFDMUX_70 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_3_INBUF, + O => d_3_IFF_IFFDMUX + ); + d_3_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_3_O, + CTL => d_3_ENABLE, + O => d(3) + ); + d_3_ENABLEINV : X_INV + port map ( + I => d_3_GTS_OR_T, + O => d_3_ENABLE + ); + d_3_GTS_OR_T_71 : X_OR2 + port map ( + I0 => GTS, + I1 => d_3_T, + O => d_3_GTS_OR_T + ); + d_3_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(3), + O => d_3_INBUF + ); + d_4_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_4_O, + CTL => d_4_ENABLE, + O => d(4) + ); + d_4_ENABLEINV : X_INV + port map ( + I => d_4_GTS_OR_T, + O => d_4_ENABLE + ); + d_4_GTS_OR_T_72 : X_OR2 + port map ( + I0 => GTS, + I1 => d_4_T, + O => d_4_GTS_OR_T + ); + d_4_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(4), + O => d_4_INBUF + ); + d_5_IFF_ICEINV_73 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_5_IFF_ICEINV + ); + d_5_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_5_IFF_ICLK1INVNOT + ); + d_5_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_5_INBUF, + O => N4645 + ); + d_5_IFF_IFFDMUX_74 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_5_INBUF, + O => d_5_IFF_IFFDMUX + ); + d_5_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_5_O, + CTL => d_5_ENABLE, + O => d(5) + ); + d_5_ENABLEINV : X_INV + port map ( + I => d_5_GTS_OR_T, + O => d_5_ENABLE + ); + d_5_GTS_OR_T_75 : X_OR2 + port map ( + I0 => GTS, + I1 => d_5_T, + O => d_5_GTS_OR_T + ); + d_5_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(5), + O => d_5_INBUF + ); + d_6_IOBUF_OBUFT : X_TRI_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_6_O, + CTL => d_6_ENABLE, + O => d(6) + ); + d_6_ENABLEINV : X_INV + port map ( + I => d_6_GTS_OR_T, + O => d_6_ENABLE + ); + d_6_GTS_OR_T_76 : X_OR2 + port map ( + I0 => GTS, + I1 => d_6_T, + O => d_6_GTS_OR_T + ); + d_6_IOBUF_IBUF : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d(6), + O => d_6_INBUF + ); + clk_BUFGP_BUFG : X_BUFGMUX + port map ( + I0 => clk_BUFGP_IBUFG, + I1 => GND, + S => clk_BUFGP_BUFG_S_INVNOT, + O => clk_BUFGP, + GSR => GSR + ); + clk_BUFGP_BUFG_SINV : X_INV + port map ( + I => GLOBAL_LOGIC1, + O => clk_BUFGP_BUFG_S_INVNOT + ); + dmuxo_31_34_SW1 : X_LUT4 + generic map( + INIT => X"FFF3" + ) + port map ( + ADR0 => VCC, + ADR1 => reg_c(31), + ADR2 => a_7_IBUF, + ADR3 => a_4_IBUF, + O => N4786_F + ); + dmuxo_12_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_12_F5MUX, + O => dmuxo(12) + ); + dmuxo_12_F5MUX_77 : X_MUX2 + port map ( + IA => N4846, + IB => N4848, + SEL => dmuxo_12_BXINV, + O => dmuxo_12_F5MUX + ); + dmuxo_12_BXINV_78 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_12_BXINV + ); + dmuxo_20_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(20), + ADR3 => reg_a(20), + O => N4831 + ); + dmuxo_20_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_20_F5MUX, + O => dmuxo(20) + ); + dmuxo_20_F5MUX_79 : X_MUX2 + port map ( + IA => N4831, + IB => N4833, + SEL => dmuxo_20_BXINV, + O => dmuxo_20_F5MUX + ); + dmuxo_20_BXINV_80 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_20_BXINV + ); + dmuxo_21_19_F : X_LUT4 + generic map( + INIT => X"FFCA" + ) + port map ( + ADR0 => reg_a(21), + ADR1 => reg_b(21), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4856 + ); + dmuxo_21_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_21_F5MUX, + O => dmuxo(21) + ); + dmuxo_21_F5MUX_81 : X_MUX2 + port map ( + IA => N4856, + IB => N4858, + SEL => dmuxo_21_BXINV, + O => dmuxo_21_F5MUX + ); + dmuxo_21_BXINV_82 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_21_BXINV + ); + dmuxo_3_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_3_F5MUX, + O => dmuxo(3) + ); + dmuxo_3_F5MUX_83 : X_MUX2 + port map ( + IA => N4836, + IB => N4838, + SEL => dmuxo_3_BXINV, + O => dmuxo_3_F5MUX + ); + dmuxo_3_BXINV_84 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_3_BXINV + ); + dmuxo_14_19_F : X_LUT4 + generic map( + INIT => X"FFCA" + ) + port map ( + ADR0 => reg_a(14), + ADR1 => reg_b(14), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4881 + ); + dmuxo_14_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_14_F5MUX, + O => dmuxo(14) + ); + dmuxo_14_F5MUX_85 : X_MUX2 + port map ( + IA => N4881, + IB => N4883, + SEL => dmuxo_14_BXINV, + O => dmuxo_14_F5MUX + ); + dmuxo_14_BXINV_86 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_14_BXINV + ); + dmuxo_4_19_F : X_LUT4 + generic map( + INIT => X"FFCA" + ) + port map ( + ADR0 => reg_a(4), + ADR1 => reg_b(4), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4851 + ); + dmuxo_4_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_4_F5MUX, + O => dmuxo(4) + ); + dmuxo_4_F5MUX_87 : X_MUX2 + port map ( + IA => N4851, + IB => N4853, + SEL => dmuxo_4_BXINV, + O => dmuxo_4_F5MUX + ); + dmuxo_4_BXINV_88 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_4_BXINV + ); + dmuxo_5_19_F : X_LUT4 + generic map( + INIT => X"FFB8" + ) + port map ( + ADR0 => reg_b(5), + ADR1 => a_4_IBUF, + ADR2 => reg_a(5), + ADR3 => N2377, + O => N4861 + ); + dmuxo_5_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_5_F5MUX, + O => dmuxo(5) + ); + dmuxo_5_F5MUX_89 : X_MUX2 + port map ( + IA => N4861, + IB => N4863, + SEL => dmuxo_5_BXINV, + O => dmuxo_5_F5MUX + ); + dmuxo_5_BXINV_90 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_5_BXINV + ); + dmuxo_6_19_F : X_LUT4 + generic map( + INIT => X"FEBA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_a(6), + ADR3 => reg_b(6), + O => N4871 + ); + dmuxo_6_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_6_F5MUX, + O => dmuxo(6) + ); + dmuxo_6_F5MUX_91 : X_MUX2 + port map ( + IA => N4871, + IB => N4873, + SEL => dmuxo_6_BXINV, + O => dmuxo_6_F5MUX + ); + dmuxo_6_BXINV_92 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_6_BXINV + ); + dmuxo_25_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(25), + ADR3 => reg_a(25), + O => N4866 + ); + dmuxo_25_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_25_F5MUX, + O => dmuxo(25) + ); + dmuxo_25_F5MUX_93 : X_MUX2 + port map ( + IA => N4866, + IB => N4868, + SEL => dmuxo_25_BXINV, + O => dmuxo_25_F5MUX + ); + dmuxo_25_BXINV_94 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_25_BXINV + ); + dmuxo_18_19_F : X_LUT4 + generic map( + INIT => X"FFAC" + ) + port map ( + ADR0 => reg_b(18), + ADR1 => reg_a(18), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4841 + ); + dmuxo_18_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_18_F5MUX, + O => dmuxo(18) + ); + dmuxo_18_F5MUX_95 : X_MUX2 + port map ( + IA => N4841, + IB => N4843, + SEL => dmuxo_18_BXINV, + O => dmuxo_18_F5MUX + ); + dmuxo_18_BXINV_96 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_18_BXINV + ); + dmuxo_9_19_F : X_LUT4 + generic map( + INIT => X"FFAC" + ) + port map ( + ADR0 => reg_b(9), + ADR1 => reg_a(9), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4826 + ); + dmuxo_9_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_9_F5MUX, + O => dmuxo(9) + ); + dmuxo_9_F5MUX_97 : X_MUX2 + port map ( + IA => N4826, + IB => N4828, + SEL => dmuxo_9_BXINV, + O => dmuxo_9_F5MUX + ); + dmuxo_9_BXINV_98 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_9_BXINV + ); + dmuxo_28_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(28), + ADR3 => reg_a(28), + O => N4876 + ); + dmuxo_28_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_28_F5MUX, + O => dmuxo(28) + ); + dmuxo_28_F5MUX_99 : X_MUX2 + port map ( + IA => N4876, + IB => N4878, + SEL => dmuxo_28_BXINV, + O => dmuxo_28_F5MUX + ); + dmuxo_28_BXINV_100 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_28_BXINV + ); + dmuxo_10_19_F : X_LUT4 + generic map( + INIT => X"FFE4" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_a(10), + ADR2 => reg_b(10), + ADR3 => N2377, + O => N4821 + ); + dmuxo_10_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_10_F5MUX, + O => dmuxo(10) + ); + dmuxo_10_F5MUX_101 : X_MUX2 + port map ( + IA => N4821, + IB => N4823, + SEL => dmuxo_10_BXINV, + O => dmuxo_10_F5MUX + ); + dmuxo_10_BXINV_102 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_IBUF, + O => dmuxo_10_BXINV + ); + dmuxo_29_34_SW0 : X_LUT4 + generic map( + INIT => X"FF53" + ) + port map ( + ADR0 => reg_b(29), + ADR1 => reg_a(29), + ADR2 => a_4_IBUF, + ADR3 => a_7_IBUF, + O => dmuxo_29_G + ); + dmuxo_29_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_29_F, + O => dmuxo(29) + ); + dmuxo_29_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_29_G, + O => N4814 + ); + dmuxo_29_34_SW1 : X_LUT4 + generic map( + INIT => X"FDFD" + ) + port map ( + ADR0 => reg_c(29), + ADR1 => a_4_IBUF, + ADR2 => a_7_IBUF, + ADR3 => VCC, + O => N4798_G + ); + N4798_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4798_F, + O => N4798 + ); + N4798_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4798_G, + O => N4816 + ); + reg_a_11_DXMUX_103 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4593, + O => reg_a_11_DXMUX + ); + reg_a_11_DYMUX_104 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4655, + O => reg_a_11_DYMUX + ); + reg_a_11_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_11_CLKINVNOT + ); + reg_a_11_CEINV_105 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_11_CEINV + ); + dmuxo_13_34_SW0 : X_LUT4 + generic map( + INIT => X"CFDD" + ) + port map ( + ADR0 => reg_a(13), + ADR1 => a_7_IBUF, + ADR2 => reg_b(13), + ADR3 => a_4_IBUF, + O => dmuxo_13_G + ); + reg_a_21_DXMUX_106 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4607, + O => reg_a_21_DXMUX + ); + reg_a_21_DYMUX_107 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4603, + O => reg_a_21_DYMUX + ); + reg_a_21_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_21_CLKINVNOT + ); + reg_a_21_CEINV_108 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_21_CEINV + ); + dmuxo_17_34_SW1 : X_LUT4 + generic map( + INIT => X"FAFF" + ) + port map ( + ADR0 => a_7_IBUF, + ADR1 => VCC, + ADR2 => a_4_IBUF, + ADR3 => reg_c(17), + O => N4738_F + ); + reg_a_13_DXMUX_109 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4597, + O => reg_a_13_DXMUX + ); + reg_a_13_DYMUX_110 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4595, + O => reg_a_13_DYMUX + ); + reg_a_13_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_13_CLKINVNOT + ); + reg_a_13_CEINV_111 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_13_CEINV + ); + reg_a_30_DYMUX_112 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4623, + O => reg_a_30_DYMUX + ); + reg_a_30_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_30_CLKINVNOT + ); + reg_a_30_CEINV_113 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_30_CEINV + ); + reg_a_23_DXMUX_114 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4615, + O => reg_a_23_DXMUX + ); + reg_a_23_DYMUX_115 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4611, + O => reg_a_23_DYMUX + ); + reg_a_23_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_23_CLKINVNOT + ); + reg_a_23_CEINV_116 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_23_CEINV + ); + reg_a_15_DXMUX_117 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4601, + O => reg_a_15_DXMUX + ); + reg_a_15_DYMUX_118 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4599, + O => reg_a_15_DYMUX + ); + reg_a_15_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_15_CLKINVNOT + ); + reg_a_15_CEINV_119 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_15_CEINV + ); + reg_a_25_DXMUX_120 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4621, + O => reg_a_25_DXMUX + ); + reg_a_25_DYMUX_121 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4619, + O => reg_a_25_DYMUX + ); + reg_a_25_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_25_CLKINVNOT + ); + reg_a_25_CEINV_122 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_25_CEINV + ); + reg_a_17_DXMUX_123 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4609, + O => reg_a_17_DXMUX + ); + reg_a_17_DYMUX_124 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4605, + O => reg_a_17_DYMUX + ); + reg_a_17_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_17_CLKINVNOT + ); + reg_a_17_CEINV_125 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_17_CEINV + ); + dmuxo_30_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_30_F, + O => dmuxo(30) + ); + dmuxo_30_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_30_G, + O => N4711 + ); + dmuxo_22_34_SW0 : X_LUT4 + generic map( + INIT => X"DCDF" + ) + port map ( + ADR0 => reg_b(22), + ADR1 => a_7_IBUF, + ADR2 => a_4_IBUF, + ADR3 => reg_a(22), + O => dmuxo_22_G + ); + dmuxo_22_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_22_F, + O => dmuxo(22) + ); + dmuxo_22_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_22_G, + O => N4808 + ); + reg_a_27_DXMUX_126 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4629, + O => reg_a_27_DXMUX + ); + reg_a_27_DYMUX_127 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4625, + O => reg_a_27_DYMUX + ); + reg_a_27_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_27_CLKINVNOT + ); + reg_a_27_CEINV_128 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_27_CEINV + ); + reg_a_19_DXMUX_129 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4617, + O => reg_a_19_DXMUX + ); + reg_a_19_DYMUX_130 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4613, + O => reg_a_19_DYMUX + ); + reg_a_19_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_19_CLKINVNOT + ); + reg_a_19_CEINV_131 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_19_CEINV + ); + reg_b_11_DXMUX_132 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4593, + O => reg_b_11_DXMUX + ); + reg_b_11_DYMUX_133 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4655, + O => reg_b_11_DYMUX + ); + reg_b_11_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_11_CLKINVNOT + ); + reg_b_11_CEINV_134 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_11_CEINV + ); + N4804_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4804_F, + O => N4804 + ); + N4804_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4804_G, + O => N4810 + ); + N4768_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4768_F, + O => N4768 + ); + N4768_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4768_G, + O => N4713 + ); + reg_a_29_DXMUX_135 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4633, + O => reg_a_29_DXMUX + ); + reg_a_29_DYMUX_136 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4631, + O => reg_a_29_DYMUX + ); + reg_a_29_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_29_CLKINVNOT + ); + reg_a_29_CEINV_137 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_29_CEINV + ); + reg_b_21_DXMUX_138 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4607, + O => reg_b_21_DXMUX + ); + reg_b_21_DYMUX_139 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4603, + O => reg_b_21_DYMUX + ); + reg_b_21_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_21_CLKINVNOT + ); + reg_b_21_CEINV_140 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_21_CEINV + ); + reg_b_13_DXMUX_141 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4597, + O => reg_b_13_DXMUX + ); + reg_b_13_DYMUX_142 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4595, + O => reg_b_13_DYMUX + ); + reg_b_13_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_13_CLKINVNOT + ); + reg_b_13_CEINV_143 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_13_CEINV + ); + reg_b_31_DXMUX_144 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4627, + O => reg_b_31_DXMUX + ); + reg_b_31_DYMUX_145 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4623, + O => reg_b_31_DYMUX + ); + reg_b_31_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_31_CLKINVNOT + ); + reg_b_31_CEINV_146 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_31_CEINV + ); + reg_b_23_DXMUX_147 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4615, + O => reg_b_23_DXMUX + ); + reg_b_23_DYMUX_148 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4611, + O => reg_b_23_DYMUX + ); + reg_b_23_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_23_CLKINVNOT + ); + reg_b_23_CEINV_149 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_23_CEINV + ); + dmuxo_13_34 : X_LUT4 + generic map( + INIT => X"0027" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => N4707, + ADR2 => N4705, + ADR3 => a_6_IBUF, + O => dmuxo_13_F + ); + reg_b_15_DXMUX_150 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4601, + O => reg_b_15_DXMUX + ); + reg_b_15_DYMUX_151 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4599, + O => reg_b_15_DYMUX + ); + reg_b_15_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_15_CLKINVNOT + ); + reg_b_15_CEINV_152 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_15_CEINV + ); + reg_b_25_DXMUX_153 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4621, + O => reg_b_25_DXMUX + ); + reg_b_25_DYMUX_154 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4619, + O => reg_b_25_DYMUX + ); + reg_b_25_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_25_CLKINVNOT + ); + reg_b_25_CEINV_155 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_25_CEINV + ); + reg_b_17_DXMUX_156 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4609, + O => reg_b_17_DXMUX + ); + reg_b_17_DYMUX_157 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4605, + O => reg_b_17_DYMUX + ); + reg_b_17_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_17_CLKINVNOT + ); + reg_b_17_CEINV_158 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_17_CEINV + ); + dmuxo_26_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_26_F, + O => dmuxo(26) + ); + dmuxo_26_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_26_G, + O => N4730 + ); + reg_b_27_DXMUX_159 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4629, + O => reg_b_27_DXMUX + ); + reg_b_27_DYMUX_160 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4625, + O => reg_b_27_DYMUX + ); + reg_b_27_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_27_CLKINVNOT + ); + reg_b_27_CEINV_161 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_27_CEINV + ); + reg_b_19_DXMUX_162 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4617, + O => reg_b_19_DXMUX + ); + reg_b_19_DYMUX_163 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4613, + O => reg_b_19_DYMUX + ); + reg_b_19_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_19_CLKINVNOT + ); + reg_b_19_CEINV_164 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_19_CEINV + ); + N4762_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4762_F, + O => N4762 + ); + N4762_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4762_G, + O => N4732 + ); + dmuxo_2_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_2_F, + O => dmuxo(2) + ); + dmuxo_2_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_2_G, + O => N4802 + ); + reg_b_29_DXMUX_165 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4633, + O => reg_b_29_DXMUX + ); + reg_b_29_DYMUX_166 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4631, + O => reg_b_29_DYMUX + ); + reg_b_29_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_29_CLKINVNOT + ); + reg_b_29_CEINV_167 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_29_CEINV + ); + reg_c_31_DYMUX_168 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4627, + O => reg_c_31_DYMUX + ); + reg_c_31_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_c_31_CLKINVNOT + ); + reg_c_31_CEINV_169 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => reg_c_31_CEINV + ); + reg_a_1_DXMUX_170 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4637, + O => reg_a_1_DXMUX + ); + reg_a_1_DYMUX_171 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4635, + O => reg_a_1_DYMUX + ); + reg_a_1_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_1_CLKINVNOT + ); + reg_a_1_CEINV_172 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_1_CEINV + ); + reg_a_3_DXMUX_173 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4641, + O => reg_a_3_DXMUX + ); + reg_a_3_DYMUX_174 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4639, + O => reg_a_3_DYMUX + ); + reg_a_3_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_3_CLKINVNOT + ); + reg_a_3_CEINV_175 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_3_CEINV + ); + reg_a_5_DXMUX_176 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4645, + O => reg_a_5_DXMUX + ); + reg_a_5_DYMUX_177 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4643, + O => reg_a_5_DYMUX + ); + reg_a_5_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_5_CLKINVNOT + ); + reg_a_5_CEINV_178 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_5_CEINV + ); + reg_b_1_DXMUX_179 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4637, + O => reg_b_1_DXMUX + ); + reg_b_1_DYMUX_180 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4635, + O => reg_b_1_DYMUX + ); + reg_b_1_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_1_CLKINVNOT + ); + reg_b_1_CEINV_181 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_1_CEINV + ); + dmuxo_11_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_11_F, + O => dmuxo(11) + ); + dmuxo_11_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_11_G, + O => N4723 + ); + dmuxo_24_34_SW1 : X_LUT4 + generic map( + INIT => X"FFDD" + ) + port map ( + ADR0 => reg_c(24), + ADR1 => a_4_IBUF, + ADR2 => VCC, + ADR3 => a_7_IBUF, + O => N4719_F + ); + reg_a_7_DXMUX_182 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4649, + O => reg_a_7_DXMUX + ); + reg_a_7_DYMUX_183 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4647, + O => reg_a_7_DYMUX + ); + reg_a_7_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_7_CLKINVNOT + ); + reg_a_7_CEINV_184 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_7_CEINV + ); + reg_b_3_DXMUX_185 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4641, + O => reg_b_3_DXMUX + ); + reg_b_3_DYMUX_186 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4639, + O => reg_b_3_DYMUX + ); + reg_b_3_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_3_CLKINVNOT + ); + reg_b_3_CEINV_187 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_3_CEINV + ); + reg_a_9_DXMUX_188 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4653, + O => reg_a_9_DXMUX + ); + reg_a_9_DYMUX_189 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4651, + O => reg_a_9_DYMUX + ); + reg_a_9_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_a_9_CLKINVNOT + ); + reg_a_9_CEINV_190 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0000, + O => reg_a_9_CEINV + ); + reg_b_5_DXMUX_191 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4645, + O => reg_b_5_DXMUX + ); + reg_b_5_DYMUX_192 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4643, + O => reg_b_5_DYMUX + ); + reg_b_5_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_5_CLKINVNOT + ); + reg_b_5_CEINV_193 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_5_CEINV + ); + reg_b_7_DXMUX_194 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4649, + O => reg_b_7_DXMUX + ); + reg_b_7_DYMUX_195 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4647, + O => reg_b_7_DYMUX + ); + reg_b_7_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_7_CLKINVNOT + ); + reg_b_7_CEINV_196 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_7_CEINV + ); + dmuxo_15_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_15_F, + O => dmuxo(15) + ); + dmuxo_15_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_15_G, + O => N4760 + ); + dmuxo_23_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_23_F, + O => dmuxo(23) + ); + dmuxo_23_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_23_G, + O => N4790 + ); + dmuxo_31_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_31_F, + O => dmuxo(31) + ); + dmuxo_31_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_31_G, + O => N4784 + ); + reg_b_9_DXMUX_197 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4653, + O => reg_b_9_DXMUX + ); + reg_b_9_DYMUX_198 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => N4651, + O => reg_b_9_DYMUX + ); + reg_b_9_CLKINV : X_INV + port map ( + I => clk_BUFGP, + O => reg_b_9_CLKINVNOT + ); + reg_b_9_CEINV_199 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0001, + O => reg_b_9_CEINV + ); + I3_N174_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174_G, + O => I3_N174 + ); + dmuxo_19_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_19_F, + O => dmuxo(19) + ); + dmuxo_19_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_19_G, + O => N4748 + ); + dmuxo_27_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_27_F, + O => dmuxo(27) + ); + dmuxo_27_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_27_G, + O => N4766 + ); + dmuxo_7_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_7_F, + O => dmuxo(7) + ); + dmuxo_7_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_7_G, + O => N4796 + ); + dmuxo_24_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_24_F, + O => dmuxo(24) + ); + dmuxo_24_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_24_G, + O => N4717 + ); + dmuxo_16_XUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_16_F, + O => dmuxo(16) + ); + dmuxo_16_YUSED : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo_16_G, + O => N4772 + ); + Q_n00021 : X_LUT4 + generic map( + INIT => X"2200" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_4_IBUF, + ADR2 => VCC, + ADR3 => N2469, + O => Q_n0002_F + ); + reg_c_5 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_5_IFF_IFFDMUX, + CE => d_5_IFF_ICEINV, + CLK => d_5_IFF_ICLK1INVNOT, + SET => GND, + RST => d_5_IFF_IFF1_RST, + O => reg_c(5) + ); + d_5_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_5_IFF_IFF1_RST + ); + d_6_IFF_IFFDMUX_200 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_6_INBUF, + O => d_6_IFF_IFFDMUX + ); + d_6_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_6_INBUF, + O => N4647 + ); + d_6_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_6_IFF_ICLK1INVNOT + ); + d_6_IFF_ICEINV_201 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_6_IFF_ICEINV + ); + reg_c_6 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_6_IFF_IFFDMUX, + CE => d_6_IFF_ICEINV, + CLK => d_6_IFF_ICLK1INVNOT, + SET => GND, + RST => d_6_IFF_IFF1_RST, + O => reg_c(6) + ); + d_6_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_6_IFF_IFF1_RST + ); + reg_c_23 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_23_IFF_IFFDMUX, + CE => d_23_IFF_ICEINV, + CLK => d_23_IFF_ICLK1INVNOT, + SET => GND, + RST => d_23_IFF_IFF1_RST, + O => reg_c(23) + ); + d_23_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_23_IFF_IFF1_RST + ); + d_15_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_15_IFF_IFF1_RST + ); + reg_c_15 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_15_IFF_IFFDMUX, + CE => d_15_IFF_ICEINV, + CLK => d_15_IFF_ICLK1INVNOT, + SET => GND, + RST => d_15_IFF_IFF1_RST, + O => reg_c(15) + ); + d_15_IFF_IFFDMUX_202 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_15_INBUF, + O => d_15_IFF_IFFDMUX + ); + d_15_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_15_INBUF, + O => N4601 + ); + d_15_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_15_IFF_ICLK1INVNOT + ); + d_15_IFF_ICEINV_203 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_15_IFF_ICEINV + ); + d_0_IFF_IFFDMUX_204 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_0_INBUF, + O => d_0_IFF_IFFDMUX + ); + d_0_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_0_INBUF, + O => N4635 + ); + d_0_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_0_IFF_ICLK1INVNOT + ); + d_0_IFF_ICEINV_205 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_0_IFF_ICEINV + ); + reg_c_0 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_0_IFF_IFFDMUX, + CE => d_0_IFF_ICEINV, + CLK => d_0_IFF_ICLK1INVNOT, + SET => GND, + RST => d_0_IFF_IFF1_RST, + O => reg_c(0) + ); + d_0_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_0_IFF_IFF1_RST + ); + reg_c_1 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_1_IFF_IFFDMUX, + CE => d_1_IFF_ICEINV, + CLK => d_1_IFF_ICLK1INVNOT, + SET => GND, + RST => d_1_IFF_IFF1_RST, + O => reg_c(1) + ); + d_1_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_1_IFF_IFF1_RST + ); + d_2_IFF_IFFDMUX_206 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_2_INBUF, + O => d_2_IFF_IFFDMUX + ); + d_2_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_2_INBUF, + O => N4639 + ); + d_2_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_2_IFF_ICLK1INVNOT + ); + d_2_IFF_ICEINV_207 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_2_IFF_ICEINV + ); + reg_c_2 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_2_IFF_IFFDMUX, + CE => d_2_IFF_ICEINV, + CLK => d_2_IFF_ICLK1INVNOT, + SET => GND, + RST => d_2_IFF_IFF1_RST, + O => reg_c(2) + ); + d_2_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_2_IFF_IFF1_RST + ); + dmuxo_15_34 : X_LUT4 + generic map( + INIT => X"0131" + ) + port map ( + ADR0 => N4760, + ADR1 => a_6_IBUF, + ADR2 => a_5_IBUF, + ADR3 => N4762, + O => dmuxo_15_F + ); + dmuxo_31_34_SW0 : X_LUT4 + generic map( + INIT => X"F1FD" + ) + port map ( + ADR0 => reg_a(31), + ADR1 => a_4_IBUF, + ADR2 => a_7_IBUF, + ADR3 => reg_b(31), + O => dmuxo_31_G + ); + dmuxo_23_34 : X_LUT4 + generic map( + INIT => X"1013" + ) + port map ( + ADR0 => N4792, + ADR1 => a_6_IBUF, + ADR2 => a_5_IBUF, + ADR3 => N4790, + O => dmuxo_23_F + ); + dmuxo_31_34 : X_LUT4 + generic map( + INIT => X"010D" + ) + port map ( + ADR0 => N4784, + ADR1 => a_5_IBUF, + ADR2 => a_6_IBUF, + ADR3 => N4786, + O => dmuxo_31_F + ); + dmuxo_19_34_SW0 : X_LUT4 + generic map( + INIT => X"ABFB" + ) + port map ( + ADR0 => a_7_IBUF, + ADR1 => reg_a(19), + ADR2 => a_4_IBUF, + ADR3 => reg_b(19), + O => dmuxo_19_G + ); + reg_b_8 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_9_DYMUX, + CE => reg_b_9_CEINV, + CLK => reg_b_9_CLKINVNOT, + SET => GND, + RST => reg_b_9_FFY_RST, + O => reg_b(8) + ); + reg_b_9_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_9_FFY_RST + ); + I3_EnableTr_INV1 : X_LUT4 + generic map( + INIT => X"F3F3" + ) + port map ( + ADR0 => VCC, + ADR1 => wen_IBUF, + ADR2 => csn_IBUF, + ADR3 => VCC, + O => I3_N174_G + ); + reg_b_9 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_9_DXMUX, + CE => reg_b_9_CEINV, + CLK => reg_b_9_CLKINVNOT, + SET => GND, + RST => reg_b_9_FFX_RST, + O => reg_b(9) + ); + reg_b_9_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_9_FFX_RST + ); + dmuxo_7_34_SW0 : X_LUT4 + generic map( + INIT => X"F4F7" + ) + port map ( + ADR0 => reg_b(7), + ADR1 => a_4_IBUF, + ADR2 => a_7_IBUF, + ADR3 => reg_a(7), + O => dmuxo_7_G + ); + dmuxo_27_34_SW0 : X_LUT4 + generic map( + INIT => X"F1FD" + ) + port map ( + ADR0 => reg_a(27), + ADR1 => a_4_IBUF, + ADR2 => a_7_IBUF, + ADR3 => reg_b(27), + O => dmuxo_27_G + ); + dmuxo_19_34 : X_LUT4 + generic map( + INIT => X"0407" + ) + port map ( + ADR0 => N4750, + ADR1 => a_5_IBUF, + ADR2 => a_6_IBUF, + ADR3 => N4748, + O => dmuxo_19_F + ); + reg_c_13 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_13_IFF_IFFDMUX, + CE => d_13_IFF_ICEINV, + CLK => d_13_IFF_ICLK1INVNOT, + SET => GND, + RST => d_13_IFF_IFF1_RST, + O => reg_c(13) + ); + d_13_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_13_IFF_IFF1_RST + ); + d_30_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_30_IFF_IFF1_RST + ); + reg_c_30 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_30_IFF_IFFDMUX, + CE => d_30_IFF_ICEINV, + CLK => d_30_IFF_ICLK1INVNOT, + SET => GND, + RST => d_30_IFF_IFF1_RST, + O => reg_c(30) + ); + d_30_IFF_IFFDMUX_208 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_30_INBUF, + O => d_30_IFF_IFFDMUX + ); + d_30_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_30_INBUF, + O => N4623 + ); + d_30_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_30_IFF_ICLK1INVNOT + ); + d_30_IFF_ICEINV_209 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_30_IFF_ICEINV + ); + reg_c_24 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_24_IFF_IFFDMUX, + CE => d_24_IFF_ICEINV, + CLK => d_24_IFF_ICLK1INVNOT, + SET => GND, + RST => d_24_IFF_IFF1_RST, + O => reg_c(24) + ); + d_24_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_24_IFF_IFF1_RST + ); + d_16_IFF_IFFDMUX_210 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_16_INBUF, + O => d_16_IFF_IFFDMUX + ); + d_16_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_16_INBUF, + O => N4605 + ); + d_16_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_16_IFF_ICLK1INVNOT + ); + d_16_IFF_ICEINV_211 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_16_IFF_ICEINV + ); + reg_c_16 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_16_IFF_IFFDMUX, + CE => d_16_IFF_ICEINV, + CLK => d_16_IFF_ICLK1INVNOT, + SET => GND, + RST => d_16_IFF_IFF1_RST, + O => reg_c(16) + ); + d_16_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_16_IFF_IFF1_RST + ); + reg_c_22 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_22_IFF_IFFDMUX, + CE => d_22_IFF_ICEINV, + CLK => d_22_IFF_ICLK1INVNOT, + SET => GND, + RST => d_22_IFF_IFF1_RST, + O => reg_c(22) + ); + d_22_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_22_IFF_IFF1_RST + ); + reg_c_14 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_14_IFF_IFFDMUX, + CE => d_14_IFF_ICEINV, + CLK => d_14_IFF_ICLK1INVNOT, + SET => GND, + RST => d_14_IFF_IFF1_RST, + O => reg_c(14) + ); + d_14_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_14_IFF_IFF1_RST + ); + d_28_IFF_IFFDMUX_212 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_28_INBUF, + O => d_28_IFF_IFFDMUX + ); + d_28_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_28_INBUF, + O => N4631 + ); + d_28_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_28_IFF_ICLK1INVNOT + ); + d_28_IFF_ICEINV_213 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_28_IFF_ICEINV + ); + reg_c_28 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_28_IFF_IFFDMUX, + CE => d_28_IFF_ICEINV, + CLK => d_28_IFF_ICLK1INVNOT, + SET => GND, + RST => d_28_IFF_IFF1_RST, + O => reg_c(28) + ); + d_28_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_28_IFF_IFF1_RST + ); + d_29_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_29_IFF_IFF1_RST + ); + reg_c_29 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_29_IFF_IFFDMUX, + CE => d_29_IFF_ICEINV, + CLK => d_29_IFF_ICLK1INVNOT, + SET => GND, + RST => d_29_IFF_IFF1_RST, + O => reg_c(29) + ); + d_29_IFF_IFFDMUX_214 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_29_INBUF, + O => d_29_IFF_IFFDMUX + ); + d_29_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_29_INBUF, + O => N4633 + ); + d_29_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_29_IFF_ICLK1INVNOT + ); + d_29_IFF_ICEINV_215 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_29_IFF_ICEINV + ); + reg_c_12 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_12_IFF_IFFDMUX, + CE => d_12_IFF_ICEINV, + CLK => d_12_IFF_ICLK1INVNOT, + SET => GND, + RST => d_12_IFF_IFF1_RST, + O => reg_c(12) + ); + d_12_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_12_IFF_IFF1_RST + ); + d_21_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_21_IFF_IFF1_RST + ); + reg_c_21 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_21_IFF_IFFDMUX, + CE => d_21_IFF_ICEINV, + CLK => d_21_IFF_ICLK1INVNOT, + SET => GND, + RST => d_21_IFF_IFF1_RST, + O => reg_c(21) + ); + d_21_IFF_IFFDMUX_216 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_21_INBUF, + O => d_21_IFF_IFFDMUX + ); + d_21_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_21_INBUF, + O => N4607 + ); + d_21_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_21_IFF_ICLK1INVNOT + ); + d_21_IFF_ICEINV_217 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_21_IFF_ICEINV + ); + reg_c_9 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_9_IFF_IFFDMUX, + CE => d_9_IFF_ICEINV, + CLK => d_9_IFF_ICLK1INVNOT, + SET => GND, + RST => d_9_IFF_IFF1_RST, + O => reg_c(9) + ); + d_9_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_9_IFF_IFF1_RST + ); + d_10_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_10_IFF_IFF1_RST + ); + reg_c_10 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_10_IFF_IFFDMUX, + CE => d_10_IFF_ICEINV, + CLK => d_10_IFF_ICLK1INVNOT, + SET => GND, + RST => d_10_IFF_IFF1_RST, + O => reg_c(10) + ); + d_10_IFF_IFFDMUX_218 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_10_INBUF, + O => d_10_IFF_IFFDMUX + ); + d_10_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_10_INBUF, + O => N4655 + ); + d_10_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_10_IFF_ICLK1INVNOT + ); + d_10_IFF_ICEINV_219 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_10_IFF_ICEINV + ); + reg_c_3 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_3_IFF_IFFDMUX, + CE => d_3_IFF_ICEINV, + CLK => d_3_IFF_ICLK1INVNOT, + SET => GND, + RST => d_3_IFF_IFF1_RST, + O => reg_c(3) + ); + d_3_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_3_IFF_IFF1_RST + ); + d_4_IFF_IFFDMUX_220 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_4_INBUF, + O => d_4_IFF_IFFDMUX + ); + d_4_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_4_INBUF, + O => N4643 + ); + d_4_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_4_IFF_ICLK1INVNOT + ); + d_4_IFF_ICEINV_221 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_4_IFF_ICEINV + ); + reg_c_4 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_4_IFF_IFFDMUX, + CE => d_4_IFF_ICEINV, + CLK => d_4_IFF_ICLK1INVNOT, + SET => GND, + RST => d_4_IFF_IFF1_RST, + O => reg_c(4) + ); + d_4_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_4_IFF_IFF1_RST + ); + reg_a_24 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_25_DYMUX, + CE => reg_a_25_CEINV, + CLK => reg_a_25_CLKINVNOT, + SET => GND, + RST => reg_a_25_FFY_RST, + O => reg_a(24) + ); + reg_a_25_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_25_FFY_RST + ); + reg_a_25 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_25_DXMUX, + CE => reg_a_25_CEINV, + CLK => reg_a_25_CLKINVNOT, + SET => GND, + RST => reg_a_25_FFX_RST, + O => reg_a(25) + ); + reg_a_25_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_25_FFX_RST + ); + reg_a_16 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_17_DYMUX, + CE => reg_a_17_CEINV, + CLK => reg_a_17_CLKINVNOT, + SET => GND, + RST => reg_a_17_FFY_RST, + O => reg_a(16) + ); + reg_a_17_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_17_FFY_RST + ); + reg_a_17 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_17_DXMUX, + CE => reg_a_17_CEINV, + CLK => reg_a_17_CLKINVNOT, + SET => GND, + RST => reg_a_17_FFX_RST, + O => reg_a(17) + ); + reg_a_17_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_17_FFX_RST + ); + dmuxo_30_34 : X_LUT4 + generic map( + INIT => X"1013" + ) + port map ( + ADR0 => N4713, + ADR1 => a_6_IBUF, + ADR2 => a_5_IBUF, + ADR3 => N4711, + O => dmuxo_30_F + ); + dmuxo_22_34 : X_LUT4 + generic map( + INIT => X"0027" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => N4810, + ADR2 => N4808, + ADR3 => a_6_IBUF, + O => dmuxo_22_F + ); + reg_a_26 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_27_DYMUX, + CE => reg_a_27_CEINV, + CLK => reg_a_27_CLKINVNOT, + SET => GND, + RST => reg_a_27_FFY_RST, + O => reg_a(26) + ); + reg_a_27_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_27_FFY_RST + ); + dmuxo_29_34 : X_LUT4 + generic map( + INIT => X"0415" + ) + port map ( + ADR0 => a_6_IBUF, + ADR1 => a_5_IBUF, + ADR2 => N4816, + ADR3 => N4814, + O => dmuxo_29_F + ); + dmuxo_7_34_SW1 : X_LUT4 + generic map( + INIT => X"FCFF" + ) + port map ( + ADR0 => VCC, + ADR1 => a_4_IBUF, + ADR2 => a_7_IBUF, + ADR3 => reg_c(7), + O => N4798_F + ); + reg_a_10 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_11_DYMUX, + CE => reg_a_11_CEINV, + CLK => reg_a_11_CLKINVNOT, + SET => GND, + RST => reg_a_11_FFY_RST, + O => reg_a(10) + ); + reg_a_11_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_11_FFY_RST + ); + reg_a_11 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_11_DXMUX, + CE => reg_a_11_CEINV, + CLK => reg_a_11_CLKINVNOT, + SET => GND, + RST => reg_a_11_FFX_RST, + O => reg_a(11) + ); + reg_a_11_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_11_FFX_RST + ); + reg_a_20 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_21_DYMUX, + CE => reg_a_21_CEINV, + CLK => reg_a_21_CLKINVNOT, + SET => GND, + RST => reg_a_21_FFY_RST, + O => reg_a(20) + ); + reg_a_21_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_21_FFY_RST + ); + reg_c_26 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_26_IFF_IFFDMUX, + CE => d_26_IFF_ICEINV, + CLK => d_26_IFF_ICLK1INVNOT, + SET => GND, + RST => d_26_IFF_IFF1_RST, + O => reg_c(26) + ); + d_26_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_26_IFF_IFF1_RST + ); + d_18_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_18_IFF_IFF1_RST + ); + reg_c_18 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_18_IFF_IFFDMUX, + CE => d_18_IFF_ICEINV, + CLK => d_18_IFF_ICLK1INVNOT, + SET => GND, + RST => d_18_IFF_IFF1_RST, + O => reg_c(18) + ); + d_18_IFF_IFFDMUX_222 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_18_INBUF, + O => d_18_IFF_IFFDMUX + ); + d_18_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_18_INBUF, + O => N4613 + ); + d_18_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_18_IFF_ICLK1INVNOT + ); + d_18_IFF_ICEINV_223 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_18_IFF_ICEINV + ); + reg_a_4 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_5_DYMUX, + CE => reg_a_5_CEINV, + CLK => reg_a_5_CLKINVNOT, + SET => GND, + RST => reg_a_5_FFY_RST, + O => reg_a(4) + ); + reg_a_5_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_5_FFY_RST + ); + reg_a_5 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_5_DXMUX, + CE => reg_a_5_CEINV, + CLK => reg_a_5_CLKINVNOT, + SET => GND, + RST => reg_a_5_FFX_RST, + O => reg_a(5) + ); + reg_a_5_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_5_FFX_RST + ); + reg_b_0 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_1_DYMUX, + CE => reg_b_1_CEINV, + CLK => reg_b_1_CLKINVNOT, + SET => GND, + RST => reg_b_1_FFY_RST, + O => reg_b(0) + ); + reg_b_1_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_1_FFY_RST + ); + dmuxo_11_34_SW0 : X_LUT4 + generic map( + INIT => X"CDFD" + ) + port map ( + ADR0 => reg_a(11), + ADR1 => a_7_IBUF, + ADR2 => a_4_IBUF, + ADR3 => reg_b(11), + O => dmuxo_11_G + ); + reg_b_1 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_1_DXMUX, + CE => reg_b_1_CEINV, + CLK => reg_b_1_CLKINVNOT, + SET => GND, + RST => reg_b_1_FFX_RST, + O => reg_b(1) + ); + reg_b_1_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_1_FFX_RST + ); + dmuxo_11_34 : X_LUT4 + generic map( + INIT => X"1105" + ) + port map ( + ADR0 => a_6_IBUF, + ADR1 => N4725, + ADR2 => N4723, + ADR3 => a_5_IBUF, + O => dmuxo_11_F + ); + reg_a_6 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_7_DYMUX, + CE => reg_a_7_CEINV, + CLK => reg_a_7_CLKINVNOT, + SET => GND, + RST => reg_a_7_FFY_RST, + O => reg_a(6) + ); + reg_a_7_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_7_FFY_RST + ); + reg_a_7 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_7_DXMUX, + CE => reg_a_7_CEINV, + CLK => reg_a_7_CLKINVNOT, + SET => GND, + RST => reg_a_7_FFX_RST, + O => reg_a(7) + ); + reg_a_7_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_7_FFX_RST + ); + dmuxo_12_19_F : X_LUT4 + generic map( + INIT => X"FFB8" + ) + port map ( + ADR0 => reg_b(12), + ADR1 => a_4_IBUF, + ADR2 => reg_a(12), + ADR3 => N2377, + O => N4846 + ); + dmuxo_12_19_G : X_LUT4 + generic map( + INIT => X"FFEE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => VCC, + ADR3 => reg_c(12), + O => N4848 + ); + dmuxo_20_19_G : X_LUT4 + generic map( + INIT => X"FFEE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => VCC, + ADR3 => reg_c(20), + O => N4833 + ); + dmuxo_3_19_F : X_LUT4 + generic map( + INIT => X"FFAC" + ) + port map ( + ADR0 => reg_b(3), + ADR1 => reg_a(3), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4836 + ); + reg_c_25 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_25_IFF_IFFDMUX, + CE => d_25_IFF_ICEINV, + CLK => d_25_IFF_ICLK1INVNOT, + SET => GND, + RST => d_25_IFF_IFF1_RST, + O => reg_c(25) + ); + d_25_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_25_IFF_IFF1_RST + ); + d_17_IFF_IFF1_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => d_17_IFF_IFF1_RST + ); + reg_c_17 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => d_17_IFF_IFFDMUX, + CE => d_17_IFF_ICEINV, + CLK => d_17_IFF_ICLK1INVNOT, + SET => GND, + RST => d_17_IFF_IFF1_RST, + O => reg_c(17) + ); + d_17_IFF_IFFDMUX_224 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_17_INBUF, + O => d_17_IFF_IFFDMUX + ); + d_17_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => d_17_INBUF, + O => N4609 + ); + d_17_IFF_ICLK1INV : X_INV + port map ( + I => clk_BUFGP, + O => d_17_IFF_ICLK1INVNOT + ); + d_17_IFF_ICEINV_225 : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => Q_n0002, + O => d_17_IFF_ICEINV + ); + reg_a_28 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_29_DYMUX, + CE => reg_a_29_CEINV, + CLK => reg_a_29_CLKINVNOT, + SET => GND, + RST => reg_a_29_FFY_RST, + O => reg_a(28) + ); + reg_a_29_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_29_FFY_RST + ); + reg_a_29 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_29_DXMUX, + CE => reg_a_29_CEINV, + CLK => reg_a_29_CLKINVNOT, + SET => GND, + RST => reg_a_29_FFX_RST, + O => reg_a(29) + ); + reg_a_29_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_29_FFX_RST + ); + reg_b_20 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_21_DYMUX, + CE => reg_b_21_CEINV, + CLK => reg_b_21_CLKINVNOT, + SET => GND, + RST => reg_b_21_FFY_RST, + O => reg_b(20) + ); + reg_b_21_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_21_FFY_RST + ); + reg_b_21 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_21_DXMUX, + CE => reg_b_21_CEINV, + CLK => reg_b_21_CLKINVNOT, + SET => GND, + RST => reg_b_21_FFX_RST, + O => reg_b(21) + ); + reg_b_21_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_21_FFX_RST + ); + reg_b_12 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_13_DYMUX, + CE => reg_b_13_CEINV, + CLK => reg_b_13_CLKINVNOT, + SET => GND, + RST => reg_b_13_FFY_RST, + O => reg_b(12) + ); + reg_b_13_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_13_FFY_RST + ); + reg_b_13 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_13_DXMUX, + CE => reg_b_13_CEINV, + CLK => reg_b_13_CLKINVNOT, + SET => GND, + RST => reg_b_13_FFX_RST, + O => reg_b(13) + ); + reg_b_13_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_13_FFX_RST + ); + reg_b_30 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_31_DYMUX, + CE => reg_b_31_CEINV, + CLK => reg_b_31_CLKINVNOT, + SET => GND, + RST => reg_b_31_FFY_RST, + O => reg_b(30) + ); + reg_b_31_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_31_FFY_RST + ); + reg_b_31 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_31_DXMUX, + CE => reg_b_31_CEINV, + CLK => reg_b_31_CLKINVNOT, + SET => GND, + RST => reg_b_31_FFX_RST, + O => reg_b(31) + ); + reg_b_31_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_31_FFX_RST + ); + reg_b_22 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_23_DYMUX, + CE => reg_b_23_CEINV, + CLK => reg_b_23_CLKINVNOT, + SET => GND, + RST => reg_b_23_FFY_RST, + O => reg_b(22) + ); + reg_b_23_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_23_FFY_RST + ); + reg_b_23 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_23_DXMUX, + CE => reg_b_23_CEINV, + CLK => reg_b_23_CLKINVNOT, + SET => GND, + RST => reg_b_23_FFX_RST, + O => reg_b(23) + ); + reg_b_23_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_23_FFX_RST + ); + reg_b_14 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_15_DYMUX, + CE => reg_b_15_CEINV, + CLK => reg_b_15_CLKINVNOT, + SET => GND, + RST => reg_b_15_FFY_RST, + O => reg_b(14) + ); + reg_b_15_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_15_FFY_RST + ); + reg_b_15 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_15_DXMUX, + CE => reg_b_15_CEINV, + CLK => reg_b_15_CLKINVNOT, + SET => GND, + RST => reg_b_15_FFX_RST, + O => reg_b(15) + ); + reg_b_15_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_15_FFX_RST + ); + reg_b_24 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_25_DYMUX, + CE => reg_b_25_CEINV, + CLK => reg_b_25_CLKINVNOT, + SET => GND, + RST => reg_b_25_FFY_RST, + O => reg_b(24) + ); + reg_b_25_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_25_FFY_RST + ); + reg_b_25 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_25_DXMUX, + CE => reg_b_25_CEINV, + CLK => reg_b_25_CLKINVNOT, + SET => GND, + RST => reg_b_25_FFX_RST, + O => reg_b(25) + ); + reg_b_25_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_25_FFX_RST + ); + reg_b_16 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_17_DYMUX, + CE => reg_b_17_CEINV, + CLK => reg_b_17_CLKINVNOT, + SET => GND, + RST => reg_b_17_FFY_RST, + O => reg_b(16) + ); + reg_b_17_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_17_FFY_RST + ); + dmuxo_26_34_SW0 : X_LUT4 + generic map( + INIT => X"DCDF" + ) + port map ( + ADR0 => reg_b(26), + ADR1 => a_7_IBUF, + ADR2 => a_4_IBUF, + ADR3 => reg_a(26), + O => dmuxo_26_G + ); + dmuxo_21_19_G : X_LUT4 + generic map( + INIT => X"FFFA" + ) + port map ( + ADR0 => reg_c(21), + ADR1 => VCC, + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4858 + ); + dmuxo_3_19_G : X_LUT4 + generic map( + INIT => X"FFFC" + ) + port map ( + ADR0 => VCC, + ADR1 => reg_c(3), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4838 + ); + dmuxo_14_19_G : X_LUT4 + generic map( + INIT => X"FFFC" + ) + port map ( + ADR0 => VCC, + ADR1 => reg_c(14), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4883 + ); + dmuxo_4_19_G : X_LUT4 + generic map( + INIT => X"FFFC" + ) + port map ( + ADR0 => VCC, + ADR1 => reg_c(4), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4853 + ); + dmuxo_5_19_G : X_LUT4 + generic map( + INIT => X"FFFC" + ) + port map ( + ADR0 => VCC, + ADR1 => a_4_IBUF, + ADR2 => reg_c(5), + ADR3 => N2377, + O => N4863 + ); + dmuxo_6_19_G : X_LUT4 + generic map( + INIT => X"FEFE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(6), + ADR3 => VCC, + O => N4873 + ); + dmuxo_25_19_G : X_LUT4 + generic map( + INIT => X"FFEE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => VCC, + ADR3 => reg_c(25), + O => N4868 + ); + dmuxo_18_19_G : X_LUT4 + generic map( + INIT => X"FFFC" + ) + port map ( + ADR0 => VCC, + ADR1 => reg_c(18), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4843 + ); + dmuxo_9_19_G : X_LUT4 + generic map( + INIT => X"FFFC" + ) + port map ( + ADR0 => VCC, + ADR1 => reg_c(9), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4828 + ); + dmuxo_28_19_G : X_LUT4 + generic map( + INIT => X"FFEE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => VCC, + ADR3 => reg_c(28), + O => N4878 + ); + dmuxo_10_19_G : X_LUT4 + generic map( + INIT => X"FFFC" + ) + port map ( + ADR0 => VCC, + ADR1 => reg_c(10), + ADR2 => a_4_IBUF, + ADR3 => N2377, + O => N4823 + ); + reg_a_27 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_27_DXMUX, + CE => reg_a_27_CEINV, + CLK => reg_a_27_CLKINVNOT, + SET => GND, + RST => reg_a_27_FFX_RST, + O => reg_a(27) + ); + reg_a_27_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_27_FFX_RST + ); + reg_a_18 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_19_DYMUX, + CE => reg_a_19_CEINV, + CLK => reg_a_19_CLKINVNOT, + SET => GND, + RST => reg_a_19_FFY_RST, + O => reg_a(18) + ); + reg_a_19_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_19_FFY_RST + ); + reg_a_19 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_19_DXMUX, + CE => reg_a_19_CEINV, + CLK => reg_a_19_CLKINVNOT, + SET => GND, + RST => reg_a_19_FFX_RST, + O => reg_a(19) + ); + reg_a_19_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_19_FFX_RST + ); + reg_b_10 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_11_DYMUX, + CE => reg_b_11_CEINV, + CLK => reg_b_11_CLKINVNOT, + SET => GND, + RST => reg_b_11_FFY_RST, + O => reg_b(10) + ); + reg_b_11_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_11_FFY_RST + ); + dmuxo_22_34_SW1 : X_LUT4 + generic map( + INIT => X"FFF3" + ) + port map ( + ADR0 => VCC, + ADR1 => reg_c(22), + ADR2 => a_4_IBUF, + ADR3 => a_7_IBUF, + O => N4804_G + ); + reg_b_11 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_11_DXMUX, + CE => reg_b_11_CEINV, + CLK => reg_b_11_CLKINVNOT, + SET => GND, + RST => reg_b_11_FFX_RST, + O => reg_b(11) + ); + reg_b_11_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_11_FFX_RST + ); + dmuxo_2_34_SW1 : X_LUT4 + generic map( + INIT => X"FFF5" + ) + port map ( + ADR0 => reg_c(2), + ADR1 => VCC, + ADR2 => a_4_IBUF, + ADR3 => a_7_IBUF, + O => N4804_F + ); + dmuxo_30_34_SW1 : X_LUT4 + generic map( + INIT => X"FAFF" + ) + port map ( + ADR0 => a_7_IBUF, + ADR1 => VCC, + ADR2 => a_4_IBUF, + ADR3 => reg_c(30), + O => N4768_G + ); + dmuxo_27_34_SW1 : X_LUT4 + generic map( + INIT => X"FBFB" + ) + port map ( + ADR0 => a_7_IBUF, + ADR1 => reg_c(27), + ADR2 => a_4_IBUF, + ADR3 => VCC, + O => N4768_F + ); + reg_a_21 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_21_DXMUX, + CE => reg_a_21_CEINV, + CLK => reg_a_21_CLKINVNOT, + SET => GND, + RST => reg_a_21_FFX_RST, + O => reg_a(21) + ); + reg_a_21_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_21_FFX_RST + ); + reg_a_12 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_13_DYMUX, + CE => reg_a_13_CEINV, + CLK => reg_a_13_CLKINVNOT, + SET => GND, + RST => reg_a_13_FFY_RST, + O => reg_a(12) + ); + reg_a_13_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_13_FFY_RST + ); + reg_a_13 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_13_DXMUX, + CE => reg_a_13_CEINV, + CLK => reg_a_13_CLKINVNOT, + SET => GND, + RST => reg_a_13_FFX_RST, + O => reg_a(13) + ); + reg_a_13_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_13_FFX_RST + ); + reg_a_30 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_30_DYMUX, + CE => reg_a_30_CEINV, + CLK => reg_a_30_CLKINVNOT, + SET => GND, + RST => reg_a_30_FFY_RST, + O => reg_a(30) + ); + reg_a_30_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_30_FFY_RST + ); + reg_a_22 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_23_DYMUX, + CE => reg_a_23_CEINV, + CLK => reg_a_23_CLKINVNOT, + SET => GND, + RST => reg_a_23_FFY_RST, + O => reg_a(22) + ); + reg_a_23_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_23_FFY_RST + ); + reg_a_23 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_23_DXMUX, + CE => reg_a_23_CEINV, + CLK => reg_a_23_CLKINVNOT, + SET => GND, + RST => reg_a_23_FFX_RST, + O => reg_a(23) + ); + reg_a_23_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_23_FFX_RST + ); + reg_a_14 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_15_DYMUX, + CE => reg_a_15_CEINV, + CLK => reg_a_15_CLKINVNOT, + SET => GND, + RST => reg_a_15_FFY_RST, + O => reg_a(14) + ); + reg_a_15_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_15_FFY_RST + ); + dmuxo_30_34_SW0 : X_LUT4 + generic map( + INIT => X"CFDD" + ) + port map ( + ADR0 => reg_a(30), + ADR1 => a_7_IBUF, + ADR2 => reg_b(30), + ADR3 => a_4_IBUF, + O => dmuxo_30_G + ); + reg_a_15 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_15_DXMUX, + CE => reg_a_15_CEINV, + CLK => reg_a_15_CLKINVNOT, + SET => GND, + RST => reg_a_15_FFX_RST, + O => reg_a(15) + ); + reg_a_15_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_15_FFX_RST + ); + reg_b_17 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_17_DXMUX, + CE => reg_b_17_CEINV, + CLK => reg_b_17_CLKINVNOT, + SET => GND, + RST => reg_b_17_FFX_RST, + O => reg_b(17) + ); + reg_b_17_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_17_FFX_RST + ); + dmuxo_26_34 : X_LUT4 + generic map( + INIT => X"0151" + ) + port map ( + ADR0 => a_6_IBUF, + ADR1 => N4730, + ADR2 => a_5_IBUF, + ADR3 => N4732, + O => dmuxo_26_F + ); + reg_b_26 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_27_DYMUX, + CE => reg_b_27_CEINV, + CLK => reg_b_27_CLKINVNOT, + SET => GND, + RST => reg_b_27_FFY_RST, + O => reg_b(26) + ); + reg_b_27_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_27_FFY_RST + ); + reg_b_27 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_27_DXMUX, + CE => reg_b_27_CEINV, + CLK => reg_b_27_CLKINVNOT, + SET => GND, + RST => reg_b_27_FFX_RST, + O => reg_b(27) + ); + reg_b_27_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_27_FFX_RST + ); + reg_b_18 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_19_DYMUX, + CE => reg_b_19_CEINV, + CLK => reg_b_19_CLKINVNOT, + SET => GND, + RST => reg_b_19_FFY_RST, + O => reg_b(18) + ); + reg_b_19_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_19_FFY_RST + ); + dmuxo_26_34_SW1 : X_LUT4 + generic map( + INIT => X"FDFD" + ) + port map ( + ADR0 => reg_c(26), + ADR1 => a_7_IBUF, + ADR2 => a_4_IBUF, + ADR3 => VCC, + O => N4762_G + ); + reg_b_19 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_19_DXMUX, + CE => reg_b_19_CEINV, + CLK => reg_b_19_CLKINVNOT, + SET => GND, + RST => reg_b_19_FFX_RST, + O => reg_b(19) + ); + reg_b_19_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_19_FFX_RST + ); + dmuxo_15_34_SW1 : X_LUT4 + generic map( + INIT => X"FCFF" + ) + port map ( + ADR0 => VCC, + ADR1 => a_7_IBUF, + ADR2 => a_4_IBUF, + ADR3 => reg_c(15), + O => N4762_F + ); + dmuxo_2_34_SW0 : X_LUT4 + generic map( + INIT => X"DCDF" + ) + port map ( + ADR0 => reg_b(2), + ADR1 => a_7_IBUF, + ADR2 => a_4_IBUF, + ADR3 => reg_a(2), + O => dmuxo_2_G + ); + dmuxo_2_34 : X_LUT4 + generic map( + INIT => X"1013" + ) + port map ( + ADR0 => N4804, + ADR1 => a_6_IBUF, + ADR2 => a_5_IBUF, + ADR3 => N4802, + O => dmuxo_2_F + ); + reg_b_28 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_29_DYMUX, + CE => reg_b_29_CEINV, + CLK => reg_b_29_CLKINVNOT, + SET => GND, + RST => reg_b_29_FFY_RST, + O => reg_b(28) + ); + reg_b_29_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_29_FFY_RST + ); + reg_b_29 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_29_DXMUX, + CE => reg_b_29_CEINV, + CLK => reg_b_29_CLKINVNOT, + SET => GND, + RST => reg_b_29_FFX_RST, + O => reg_b(29) + ); + reg_b_29_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_29_FFX_RST + ); + reg_c_31 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_c_31_DYMUX, + CE => reg_c_31_CEINV, + CLK => reg_c_31_CLKINVNOT, + SET => GND, + RST => reg_c_31_FFY_RST, + O => reg_c(31) + ); + reg_c_31_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_c_31_FFY_RST + ); + reg_a_0 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_1_DYMUX, + CE => reg_a_1_CEINV, + CLK => reg_a_1_CLKINVNOT, + SET => GND, + RST => reg_a_1_FFY_RST, + O => reg_a(0) + ); + reg_a_1_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_1_FFY_RST + ); + reg_a_1 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_1_DXMUX, + CE => reg_a_1_CEINV, + CLK => reg_a_1_CLKINVNOT, + SET => GND, + RST => reg_a_1_FFX_RST, + O => reg_a(1) + ); + reg_a_1_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_1_FFX_RST + ); + reg_a_2 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_3_DYMUX, + CE => reg_a_3_CEINV, + CLK => reg_a_3_CLKINVNOT, + SET => GND, + RST => reg_a_3_FFY_RST, + O => reg_a(2) + ); + reg_a_3_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_3_FFY_RST + ); + reg_a_3 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_3_DXMUX, + CE => reg_a_3_CEINV, + CLK => reg_a_3_CLKINVNOT, + SET => GND, + RST => reg_a_3_FFX_RST, + O => reg_a(3) + ); + reg_a_3_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_3_FFX_RST + ); + reg_b_2 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_3_DYMUX, + CE => reg_b_3_CEINV, + CLK => reg_b_3_CLKINVNOT, + SET => GND, + RST => reg_b_3_FFY_RST, + O => reg_b(2) + ); + reg_b_3_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_3_FFY_RST + ); + reg_b_3 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_3_DXMUX, + CE => reg_b_3_CEINV, + CLK => reg_b_3_CLKINVNOT, + SET => GND, + RST => reg_b_3_FFX_RST, + O => reg_b(3) + ); + reg_b_3_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_3_FFX_RST + ); + reg_a_8 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_9_DYMUX, + CE => reg_a_9_CEINV, + CLK => reg_a_9_CLKINVNOT, + SET => GND, + RST => reg_a_9_FFY_RST, + O => reg_a(8) + ); + reg_a_9_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_9_FFY_RST + ); + reg_a_9 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_a_9_DXMUX, + CE => reg_a_9_CEINV, + CLK => reg_a_9_CLKINVNOT, + SET => GND, + RST => reg_a_9_FFX_RST, + O => reg_a(9) + ); + reg_a_9_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_a_9_FFX_RST + ); + reg_b_4 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_5_DYMUX, + CE => reg_b_5_CEINV, + CLK => reg_b_5_CLKINVNOT, + SET => GND, + RST => reg_b_5_FFY_RST, + O => reg_b(4) + ); + reg_b_5_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_5_FFY_RST + ); + reg_b_5 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_5_DXMUX, + CE => reg_b_5_CEINV, + CLK => reg_b_5_CLKINVNOT, + SET => GND, + RST => reg_b_5_FFX_RST, + O => reg_b(5) + ); + reg_b_5_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_5_FFX_RST + ); + dmuxo_23_34_SW0 : X_LUT4 + generic map( + INIT => X"DCDF" + ) + port map ( + ADR0 => reg_b(23), + ADR1 => a_7_IBUF, + ADR2 => a_4_IBUF, + ADR3 => reg_a(23), + O => dmuxo_23_G + ); + reg_b_6 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_7_DYMUX, + CE => reg_b_7_CEINV, + CLK => reg_b_7_CLKINVNOT, + SET => GND, + RST => reg_b_7_FFY_RST, + O => reg_b(6) + ); + reg_b_7_FFY_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_7_FFY_RST + ); + dmuxo_15_34_SW0 : X_LUT4 + generic map( + INIT => X"DCDF" + ) + port map ( + ADR0 => reg_b(15), + ADR1 => a_7_IBUF, + ADR2 => a_4_IBUF, + ADR3 => reg_a(15), + O => dmuxo_15_G + ); + reg_b_7 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => reg_b_7_DXMUX, + CE => reg_b_7_CEINV, + CLK => reg_b_7_CLKINVNOT, + SET => GND, + RST => reg_b_7_FFX_RST, + O => reg_b(7) + ); + reg_b_7_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => GSR, + O => reg_b_7_FFX_RST + ); + dmuxo_27_34 : X_LUT4 + generic map( + INIT => X"1103" + ) + port map ( + ADR0 => N4768, + ADR1 => a_6_IBUF, + ADR2 => N4766, + ADR3 => a_5_IBUF, + O => dmuxo_27_F + ); + dmuxo_24_34_SW0 : X_LUT4 + generic map( + INIT => X"F1FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_a(24), + ADR2 => a_7_IBUF, + ADR3 => reg_b(24), + O => dmuxo_24_G + ); + dmuxo_7_34 : X_LUT4 + generic map( + INIT => X"0145" + ) + port map ( + ADR0 => a_6_IBUF, + ADR1 => a_5_IBUF, + ADR2 => N4796, + ADR3 => N4798, + O => dmuxo_7_F + ); + dmuxo_16_34_SW0 : X_LUT4 + generic map( + INIT => X"ABFB" + ) + port map ( + ADR0 => a_7_IBUF, + ADR1 => reg_a(16), + ADR2 => a_4_IBUF, + ADR3 => reg_b(16), + O => dmuxo_16_G + ); + dmuxo_24_34 : X_LUT4 + generic map( + INIT => X"1105" + ) + port map ( + ADR0 => a_6_IBUF, + ADR1 => N4719, + ADR2 => N4717, + ADR3 => a_5_IBUF, + O => dmuxo_24_F + ); + dmuxo_16_34 : X_LUT4 + generic map( + INIT => X"0305" + ) + port map ( + ADR0 => N4772, + ADR1 => N4774, + ADR2 => a_6_IBUF, + ADR3 => a_5_IBUF, + O => dmuxo_16_F + ); + PWR_VCC_0_LOGICAL_ONE : X_ONE + port map ( + O => GLOBAL_LOGIC1 + ); + d_7_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_7_T + ); + d_7_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(7), + O => d_7_O + ); + d_8_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_8_T + ); + d_8_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(8), + O => d_8_O + ); + d_9_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_9_T + ); + d_9_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(9), + O => d_9_O + ); + d_10_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_10_T + ); + d_10_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(10), + O => d_10_O + ); + clk_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => clk_INBUF, + O => clk_BUFGP_IBUFG + ); + d_11_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_11_T + ); + d_11_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(11), + O => d_11_O + ); + d_20_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_20_T + ); + d_20_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(20), + O => d_20_O + ); + d_12_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_12_T + ); + d_12_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(12), + O => d_12_O + ); + d_21_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_21_T + ); + d_21_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(21), + O => d_21_O + ); + d_13_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_13_T + ); + d_13_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(13), + O => d_13_O + ); + d_30_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_30_T + ); + d_30_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(30), + O => d_30_O + ); + d_22_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_22_T + ); + d_22_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(22), + O => d_22_O + ); + d_14_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_14_T + ); + d_14_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(14), + O => d_14_O + ); + d_31_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_31_T + ); + d_31_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(31), + O => d_31_O + ); + d_23_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_23_T + ); + d_23_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(23), + O => d_23_O + ); + d_15_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_15_T + ); + d_15_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(15), + O => d_15_O + ); + d_24_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_24_T + ); + d_24_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(24), + O => d_24_O + ); + d_16_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_16_T + ); + d_16_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(16), + O => d_16_O + ); + d_25_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_25_T + ); + d_25_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(25), + O => d_25_O + ); + d_17_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_17_T + ); + d_17_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(17), + O => d_17_O + ); + d_26_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_26_T + ); + d_26_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(26), + O => d_26_O + ); + d_18_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_18_T + ); + d_18_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(18), + O => d_18_O + ); + d_27_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_27_T + ); + d_27_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(27), + O => d_27_O + ); + d_19_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_19_T + ); + d_19_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(19), + O => d_19_O + ); + csn_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => csn_INBUF, + O => csn_IBUF + ); + d_28_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_28_T + ); + d_28_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(28), + O => d_28_O + ); + d_29_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_29_T + ); + d_29_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(29), + O => d_29_O + ); + a_4_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_4_INBUF, + O => a_4_IBUF + ); + a_5_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_5_INBUF, + O => a_5_IBUF + ); + a_6_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_6_INBUF, + O => a_6_IBUF + ); + a_7_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => a_7_INBUF, + O => a_7_IBUF + ); + wen_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => wen_INBUF, + O => wen_IBUF + ); + d_0_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_0_T + ); + d_0_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(0), + O => d_0_O + ); + d_1_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_1_T + ); + d_1_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(1), + O => d_1_O + ); + d_2_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_2_T + ); + d_2_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(2), + O => d_2_O + ); + d_3_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_3_T + ); + d_3_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(3), + O => d_3_O + ); + d_4_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_4_T + ); + d_4_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(4), + O => d_4_O + ); + d_5_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_5_T + ); + d_5_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(5), + O => d_5_O + ); + d_6_OUTPUT_TFF_TMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => I3_N174, + O => d_6_T + ); + d_6_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 751 ps + ) + port map ( + I => dmuxo(6), + O => d_6_O + ); + NlwBlock_main_top_VCC : X_ONE + port map ( + O => VCC + ); + NlwBlock_main_top_GND : X_ZERO + port map ( + O => GND + ); + NlwBlockROC : X_ROC + generic map (ROC_WIDTH => 100 ns) + port map (O => GSR); + NlwBlockTOC : X_TOC + port map (O => GTS); + +end Structure; + diff --git a/projects/eval_dmux/main_top_translate.vhd b/projects/eval_dmux/main_top_translate.vhd new file mode 100644 index 0000000..92c6be9 --- /dev/null +++ b/projects/eval_dmux/main_top_translate.vhd @@ -0,0 +1,3922 @@ +-- Xilinx Vhdl netlist produced by netgen application (version G.30) +-- Command : -intstyle ise -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim main_top.ngd main_top_translate.vhd +-- Input file : main_top.ngd +-- Output file : main_top_translate.vhd +-- Design name : main_top +-- # of Entities : 1 +-- Xilinx : D:/Xilinx +-- Device : 3s50tq144-5 + +-- This vhdl netlist is a simulation model and uses simulation +-- primitives which may not represent the true implementation of the +-- device, however the netlist is functionally correct and should not +-- be modified. This file cannot be synthesized and should only be used +-- with supported simulation tools. + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library SIMPRIM; +use SIMPRIM.VCOMPONENTS.ALL; +use SIMPRIM.VPACKAGE.ALL; + +entity main_top is + port ( + clk : in STD_LOGIC := 'X'; + csn : in STD_LOGIC := 'X'; + wen : in STD_LOGIC := 'X'; + resn : in STD_LOGIC := 'X'; + a : in STD_LOGIC_VECTOR ( 31 downto 0 ); + d : inout STD_LOGIC_VECTOR ( 31 downto 0 ) + ); +end main_top; + +architecture Structure of main_top is + signal clk_BUFGP : STD_LOGIC; + signal csn_IBUF : STD_LOGIC; + signal wen_IBUF : STD_LOGIC; + signal Q_n0000 : STD_LOGIC; + signal Q_n0001 : STD_LOGIC; + signal Q_n0002 : STD_LOGIC; + signal I3_N174 : STD_LOGIC; + signal a_7_IBUF : STD_LOGIC; + signal a_6_IBUF : STD_LOGIC; + signal a_5_IBUF : STD_LOGIC; + signal a_4_IBUF : STD_LOGIC; + signal N2377 : STD_LOGIC; + signal N2469 : STD_LOGIC; + signal N4609 : STD_LOGIC; + signal N4611 : STD_LOGIC; + signal N4786 : STD_LOGIC; + signal N4768 : STD_LOGIC; + signal N4613 : STD_LOGIC; + signal N4780 : STD_LOGIC; + signal N4615 : STD_LOGIC; + signal N4756 : STD_LOGIC; + signal N4617 : STD_LOGIC; + signal N4619 : STD_LOGIC; + signal N4621 : STD_LOGIC; + signal N4808 : STD_LOGIC; + signal N4736 : STD_LOGIC; + signal N4623 : STD_LOGIC; + signal N4766 : STD_LOGIC; + signal N4625 : STD_LOGIC; + signal N4627 : STD_LOGIC; + signal N4742 : STD_LOGIC; + signal N4814 : STD_LOGIC; + signal N4629 : STD_LOGIC; + signal N4810 : STD_LOGIC; + signal N4711 : STD_LOGIC; + signal N4732 : STD_LOGIC; + signal N4778 : STD_LOGIC; + signal N4738 : STD_LOGIC; + signal N4631 : STD_LOGIC; + signal N4772 : STD_LOGIC; + signal N4633 : STD_LOGIC; + signal N4730 : STD_LOGIC; + signal N4790 : STD_LOGIC; + signal N4784 : STD_LOGIC; + signal N4635 : STD_LOGIC; + signal N4717 : STD_LOGIC; + signal N4705 : STD_LOGIC; + signal N4754 : STD_LOGIC; + signal N4725 : STD_LOGIC; + signal N4796 : STD_LOGIC; + signal N4707 : STD_LOGIC; + signal N4637 : STD_LOGIC; + signal N4723 : STD_LOGIC; + signal N4639 : STD_LOGIC; + signal N4760 : STD_LOGIC; + signal N4641 : STD_LOGIC; + signal N4643 : STD_LOGIC; + signal N4774 : STD_LOGIC; + signal N4645 : STD_LOGIC; + signal N4802 : STD_LOGIC; + signal N4748 : STD_LOGIC; + signal N4816 : STD_LOGIC; + signal N4647 : STD_LOGIC; + signal N4762 : STD_LOGIC; + signal N4649 : STD_LOGIC; + signal N4804 : STD_LOGIC; + signal N4719 : STD_LOGIC; + signal N4651 : STD_LOGIC; + signal N4653 : STD_LOGIC; + signal N4655 : STD_LOGIC; + signal N4792 : STD_LOGIC; + signal N4750 : STD_LOGIC; + signal N4798 : STD_LOGIC; + signal N4713 : STD_LOGIC; + signal N4744 : STD_LOGIC; + signal N4883 : STD_LOGIC; + signal N4881 : STD_LOGIC; + signal N4593 : STD_LOGIC; + signal N4595 : STD_LOGIC; + signal N4597 : STD_LOGIC; + signal N4599 : STD_LOGIC; + signal N4601 : STD_LOGIC; + signal N4603 : STD_LOGIC; + signal N4605 : STD_LOGIC; + signal N4607 : STD_LOGIC; + signal N4821 : STD_LOGIC; + signal N4823 : STD_LOGIC; + signal N4826 : STD_LOGIC; + signal N4828 : STD_LOGIC; + signal N4831 : STD_LOGIC; + signal N4833 : STD_LOGIC; + signal N4836 : STD_LOGIC; + signal N4838 : STD_LOGIC; + signal N4841 : STD_LOGIC; + signal N4843 : STD_LOGIC; + signal N4846 : STD_LOGIC; + signal N4848 : STD_LOGIC; + signal N4851 : STD_LOGIC; + signal N4853 : STD_LOGIC; + signal N4856 : STD_LOGIC; + signal N4858 : STD_LOGIC; + signal N4861 : STD_LOGIC; + signal N4863 : STD_LOGIC; + signal N4866 : STD_LOGIC; + signal N4868 : STD_LOGIC; + signal N4871 : STD_LOGIC; + signal N4873 : STD_LOGIC; + signal N4876 : STD_LOGIC; + signal N4878 : STD_LOGIC; + signal clk_BUFGP_IBUFG : STD_LOGIC; + signal GSR : STD_LOGIC; + signal GTS : STD_LOGIC; + signal d_11_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_12_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_13_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_14_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_15_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_20_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_16_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_21_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_17_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_22_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_18_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_23_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_19_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_24_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_25_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_30_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_26_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_31_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_27_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_28_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_29_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_0_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_1_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_2_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_3_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_4_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_5_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_6_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_7_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_8_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_9_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal d_10_IOBUF_OBUFT_GTS_AND : STD_LOGIC; + signal NlwInverterSignal_reg_a_31_C : STD_LOGIC; + signal GND : STD_LOGIC; + signal NlwInverterSignal_reg_b_31_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_31_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_0_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_1_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_2_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_3_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_4_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_5_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_6_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_7_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_8_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_9_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_10_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_11_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_12_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_13_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_14_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_15_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_16_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_17_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_18_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_19_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_20_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_21_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_22_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_23_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_24_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_25_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_26_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_27_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_28_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_29_C : STD_LOGIC; + signal NlwInverterSignal_reg_c_30_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_0_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_1_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_2_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_3_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_4_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_5_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_6_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_7_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_8_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_9_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_10_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_11_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_12_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_13_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_14_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_15_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_16_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_17_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_18_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_19_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_20_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_21_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_22_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_23_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_24_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_25_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_26_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_27_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_28_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_29_C : STD_LOGIC; + signal NlwInverterSignal_reg_b_30_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_0_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_1_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_2_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_3_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_4_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_5_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_6_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_7_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_8_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_9_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_10_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_11_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_12_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_13_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_14_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_15_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_16_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_17_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_18_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_19_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_20_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_21_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_22_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_23_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_24_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_25_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_26_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_27_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_28_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_29_C : STD_LOGIC; + signal NlwInverterSignal_reg_a_30_C : STD_LOGIC; + signal NlwInverterSignal_d_11_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_11_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_12_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_12_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_13_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_13_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_14_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_14_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_15_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_15_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_20_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_20_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_16_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_16_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_21_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_21_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_17_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_17_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_22_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_22_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_18_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_18_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_23_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_23_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_19_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_19_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_24_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_24_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_25_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_25_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_30_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_30_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_26_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_26_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_31_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_31_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_27_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_27_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_28_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_28_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_29_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_29_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_0_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_0_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_1_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_1_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_2_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_2_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_3_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_3_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_4_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_4_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_5_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_5_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_6_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_6_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_7_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_7_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_8_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_8_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_9_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_9_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal NlwInverterSignal_d_10_IOBUF_OBUFT_GTS_AND_IN0 : STD_LOGIC; + signal NlwInverterSignal_d_10_IOBUF_OBUFT_GTS_AND_IN1 : STD_LOGIC; + signal dmuxo : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal reg_c : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal reg_a : STD_LOGIC_VECTOR ( 31 downto 0 ); + signal reg_b : STD_LOGIC_VECTOR ( 31 downto 0 ); +begin + dmuxo_30_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(30), + ADR2 => a_7_IBUF, + O => N4713 + ); + a_4_IBUF_0 : X_BUF + port map ( + I => a(4), + O => a_4_IBUF + ); + dmuxo_14_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(14), + O => N4883 + ); + Q_n00021 : X_LUT3 + generic map( + INIT => X"20" + ) + port map ( + ADR0 => N2469, + ADR1 => a_4_IBUF, + ADR2 => a_5_IBUF, + O => Q_n0002 + ); + Ker23751 : X_LUT2 + generic map( + INIT => X"E" + ) + port map ( + ADR0 => a_6_IBUF, + ADR1 => a_7_IBUF, + O => N2377 + ); + Q_n00001 : X_LUT3 + generic map( + INIT => X"04" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => N2469, + ADR2 => a_5_IBUF, + O => Q_n0000 + ); + dmuxo_14_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(14), + ADR3 => reg_a(14), + O => N4881 + ); + a_5_IBUF_1 : X_BUF + port map ( + I => a(5), + O => a_5_IBUF + ); + dmuxo_0_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(0), + ADR2 => a_7_IBUF, + O => N4756 + ); + a_6_IBUF_2 : X_BUF + port map ( + I => a(6), + O => a_6_IBUF + ); + a_7_IBUF_3 : X_BUF + port map ( + I => a(7), + O => a_7_IBUF + ); + dmuxo_28_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(28), + O => N4878 + ); + dmuxo_15_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(15), + ADR2 => a_7_IBUF, + O => N4762 + ); + reg_a_31 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4627, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_31_C, + O => reg_a(31), + SET => GND, + RST => GSR + ); + reg_b_31 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4627, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_31_C, + O => reg_b(31), + SET => GND, + RST => GSR + ); + reg_c_31 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4627, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_31_C, + O => reg_c(31), + SET => GND, + RST => GSR + ); + wen_IBUF_4 : X_BUF + port map ( + I => wen, + O => wen_IBUF + ); + dmuxo_26_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(26), + ADR2 => a_7_IBUF, + ADR3 => reg_a(26), + O => N4730 + ); + dmuxo_13_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4707, + ADR3 => N4705, + O => dmuxo(13) + ); + dmuxo_6_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(6), + O => N4873 + ); + dmuxo_26_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(26), + ADR2 => a_7_IBUF, + O => N4732 + ); + dmuxo_30_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4713, + ADR3 => N4711, + O => dmuxo(30) + ); + dmuxo_1_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(1), + ADR2 => a_7_IBUF, + O => N4744 + ); + dmuxo_24_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4719, + ADR3 => N4717, + O => dmuxo(24) + ); + dmuxo_16_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(16), + ADR2 => a_7_IBUF, + O => N4774 + ); + csn_IBUF_5 : X_BUF + port map ( + I => csn, + O => csn_IBUF + ); + dmuxo_14_19 : X_MUX2 + port map ( + IA => N4881, + IB => N4883, + SEL => a_5_IBUF, + O => dmuxo(14) + ); + dmuxo_7_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4798, + ADR3 => N4796, + O => dmuxo(7) + ); + dmuxo_27_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(27), + ADR2 => a_7_IBUF, + ADR3 => reg_a(27), + O => N4766 + ); + dmuxo_25_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(25), + O => N4868 + ); + dmuxo_13_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(13), + ADR2 => a_7_IBUF, + ADR3 => reg_a(13), + O => N4705 + ); + dmuxo_27_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(27), + ADR2 => a_7_IBUF, + O => N4768 + ); + dmuxo_29_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4816, + ADR3 => N4814, + O => dmuxo(29) + ); + dmuxo_2_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(2), + ADR2 => a_7_IBUF, + O => N4804 + ); + dmuxo_22_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4810, + ADR3 => N4808, + O => dmuxo(22) + ); + dmuxo_11_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4725, + ADR3 => N4723, + O => dmuxo(11) + ); + dmuxo_22_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(22), + ADR2 => a_7_IBUF, + O => N4810 + ); + reg_c_0 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4635, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_0_C, + O => reg_c(0), + SET => GND, + RST => GSR + ); + reg_c_1 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4637, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_1_C, + O => reg_c(1), + SET => GND, + RST => GSR + ); + reg_c_2 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4639, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_2_C, + O => reg_c(2), + SET => GND, + RST => GSR + ); + reg_c_3 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4641, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_3_C, + O => reg_c(3), + SET => GND, + RST => GSR + ); + reg_c_4 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4643, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_4_C, + O => reg_c(4), + SET => GND, + RST => GSR + ); + reg_c_5 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4645, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_5_C, + O => reg_c(5), + SET => GND, + RST => GSR + ); + reg_c_6 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4647, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_6_C, + O => reg_c(6), + SET => GND, + RST => GSR + ); + reg_c_7 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4649, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_7_C, + O => reg_c(7), + SET => GND, + RST => GSR + ); + reg_c_8 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4651, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_8_C, + O => reg_c(8), + SET => GND, + RST => GSR + ); + reg_c_9 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4653, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_9_C, + O => reg_c(9), + SET => GND, + RST => GSR + ); + reg_c_10 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4655, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_10_C, + O => reg_c(10), + SET => GND, + RST => GSR + ); + reg_c_11 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4593, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_11_C, + O => reg_c(11), + SET => GND, + RST => GSR + ); + reg_c_12 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4595, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_12_C, + O => reg_c(12), + SET => GND, + RST => GSR + ); + reg_c_13 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4597, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_13_C, + O => reg_c(13), + SET => GND, + RST => GSR + ); + reg_c_14 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4599, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_14_C, + O => reg_c(14), + SET => GND, + RST => GSR + ); + reg_c_15 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4601, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_15_C, + O => reg_c(15), + SET => GND, + RST => GSR + ); + reg_c_16 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4605, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_16_C, + O => reg_c(16), + SET => GND, + RST => GSR + ); + reg_c_17 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4609, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_17_C, + O => reg_c(17), + SET => GND, + RST => GSR + ); + reg_c_18 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4613, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_18_C, + O => reg_c(18), + SET => GND, + RST => GSR + ); + reg_c_19 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4617, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_19_C, + O => reg_c(19), + SET => GND, + RST => GSR + ); + reg_c_20 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4603, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_20_C, + O => reg_c(20), + SET => GND, + RST => GSR + ); + reg_c_21 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4607, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_21_C, + O => reg_c(21), + SET => GND, + RST => GSR + ); + reg_c_22 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4611, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_22_C, + O => reg_c(22), + SET => GND, + RST => GSR + ); + reg_c_23 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4615, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_23_C, + O => reg_c(23), + SET => GND, + RST => GSR + ); + reg_c_24 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4619, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_24_C, + O => reg_c(24), + SET => GND, + RST => GSR + ); + reg_c_25 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4621, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_25_C, + O => reg_c(25), + SET => GND, + RST => GSR + ); + reg_c_26 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4625, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_26_C, + O => reg_c(26), + SET => GND, + RST => GSR + ); + reg_c_27 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4629, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_27_C, + O => reg_c(27), + SET => GND, + RST => GSR + ); + reg_c_28 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4631, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_28_C, + O => reg_c(28), + SET => GND, + RST => GSR + ); + reg_c_29 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4633, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_29_C, + O => reg_c(29), + SET => GND, + RST => GSR + ); + reg_c_30 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4623, + CE => Q_n0002, + CLK => NlwInverterSignal_reg_c_30_C, + O => reg_c(30), + SET => GND, + RST => GSR + ); + reg_b_0 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4635, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_0_C, + O => reg_b(0), + SET => GND, + RST => GSR + ); + reg_b_1 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4637, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_1_C, + O => reg_b(1), + SET => GND, + RST => GSR + ); + reg_b_2 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4639, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_2_C, + O => reg_b(2), + SET => GND, + RST => GSR + ); + reg_b_3 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4641, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_3_C, + O => reg_b(3), + SET => GND, + RST => GSR + ); + reg_b_4 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4643, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_4_C, + O => reg_b(4), + SET => GND, + RST => GSR + ); + reg_b_5 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4645, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_5_C, + O => reg_b(5), + SET => GND, + RST => GSR + ); + reg_b_6 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4647, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_6_C, + O => reg_b(6), + SET => GND, + RST => GSR + ); + reg_b_7 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4649, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_7_C, + O => reg_b(7), + SET => GND, + RST => GSR + ); + reg_b_8 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4651, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_8_C, + O => reg_b(8), + SET => GND, + RST => GSR + ); + reg_b_9 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4653, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_9_C, + O => reg_b(9), + SET => GND, + RST => GSR + ); + reg_b_10 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4655, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_10_C, + O => reg_b(10), + SET => GND, + RST => GSR + ); + reg_b_11 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4593, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_11_C, + O => reg_b(11), + SET => GND, + RST => GSR + ); + reg_b_12 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4595, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_12_C, + O => reg_b(12), + SET => GND, + RST => GSR + ); + reg_b_13 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4597, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_13_C, + O => reg_b(13), + SET => GND, + RST => GSR + ); + reg_b_14 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4599, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_14_C, + O => reg_b(14), + SET => GND, + RST => GSR + ); + reg_b_15 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4601, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_15_C, + O => reg_b(15), + SET => GND, + RST => GSR + ); + reg_b_16 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4605, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_16_C, + O => reg_b(16), + SET => GND, + RST => GSR + ); + reg_b_17 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4609, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_17_C, + O => reg_b(17), + SET => GND, + RST => GSR + ); + reg_b_18 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4613, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_18_C, + O => reg_b(18), + SET => GND, + RST => GSR + ); + reg_b_19 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4617, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_19_C, + O => reg_b(19), + SET => GND, + RST => GSR + ); + reg_b_20 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4603, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_20_C, + O => reg_b(20), + SET => GND, + RST => GSR + ); + reg_b_21 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4607, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_21_C, + O => reg_b(21), + SET => GND, + RST => GSR + ); + reg_b_22 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4611, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_22_C, + O => reg_b(22), + SET => GND, + RST => GSR + ); + reg_b_23 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4615, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_23_C, + O => reg_b(23), + SET => GND, + RST => GSR + ); + reg_b_24 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4619, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_24_C, + O => reg_b(24), + SET => GND, + RST => GSR + ); + reg_b_25 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4621, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_25_C, + O => reg_b(25), + SET => GND, + RST => GSR + ); + reg_b_26 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4625, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_26_C, + O => reg_b(26), + SET => GND, + RST => GSR + ); + reg_b_27 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4629, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_27_C, + O => reg_b(27), + SET => GND, + RST => GSR + ); + reg_b_28 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4631, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_28_C, + O => reg_b(28), + SET => GND, + RST => GSR + ); + reg_b_29 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4633, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_29_C, + O => reg_b(29), + SET => GND, + RST => GSR + ); + reg_b_30 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4623, + CE => Q_n0001, + CLK => NlwInverterSignal_reg_b_30_C, + O => reg_b(30), + SET => GND, + RST => GSR + ); + reg_a_0 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4635, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_0_C, + O => reg_a(0), + SET => GND, + RST => GSR + ); + reg_a_1 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4637, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_1_C, + O => reg_a(1), + SET => GND, + RST => GSR + ); + reg_a_2 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4639, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_2_C, + O => reg_a(2), + SET => GND, + RST => GSR + ); + reg_a_3 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4641, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_3_C, + O => reg_a(3), + SET => GND, + RST => GSR + ); + reg_a_4 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4643, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_4_C, + O => reg_a(4), + SET => GND, + RST => GSR + ); + reg_a_5 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4645, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_5_C, + O => reg_a(5), + SET => GND, + RST => GSR + ); + reg_a_6 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4647, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_6_C, + O => reg_a(6), + SET => GND, + RST => GSR + ); + reg_a_7 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4649, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_7_C, + O => reg_a(7), + SET => GND, + RST => GSR + ); + reg_a_8 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4651, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_8_C, + O => reg_a(8), + SET => GND, + RST => GSR + ); + reg_a_9 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4653, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_9_C, + O => reg_a(9), + SET => GND, + RST => GSR + ); + reg_a_10 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4655, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_10_C, + O => reg_a(10), + SET => GND, + RST => GSR + ); + reg_a_11 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4593, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_11_C, + O => reg_a(11), + SET => GND, + RST => GSR + ); + reg_a_12 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4595, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_12_C, + O => reg_a(12), + SET => GND, + RST => GSR + ); + reg_a_13 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4597, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_13_C, + O => reg_a(13), + SET => GND, + RST => GSR + ); + reg_a_14 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4599, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_14_C, + O => reg_a(14), + SET => GND, + RST => GSR + ); + reg_a_15 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4601, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_15_C, + O => reg_a(15), + SET => GND, + RST => GSR + ); + reg_a_16 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4605, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_16_C, + O => reg_a(16), + SET => GND, + RST => GSR + ); + reg_a_17 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4609, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_17_C, + O => reg_a(17), + SET => GND, + RST => GSR + ); + reg_a_18 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4613, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_18_C, + O => reg_a(18), + SET => GND, + RST => GSR + ); + reg_a_19 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4617, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_19_C, + O => reg_a(19), + SET => GND, + RST => GSR + ); + reg_a_20 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4603, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_20_C, + O => reg_a(20), + SET => GND, + RST => GSR + ); + reg_a_21 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4607, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_21_C, + O => reg_a(21), + SET => GND, + RST => GSR + ); + reg_a_22 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4611, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_22_C, + O => reg_a(22), + SET => GND, + RST => GSR + ); + reg_a_23 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4615, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_23_C, + O => reg_a(23), + SET => GND, + RST => GSR + ); + reg_a_24 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4619, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_24_C, + O => reg_a(24), + SET => GND, + RST => GSR + ); + reg_a_25 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4621, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_25_C, + O => reg_a(25), + SET => GND, + RST => GSR + ); + reg_a_26 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4625, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_26_C, + O => reg_a(26), + SET => GND, + RST => GSR + ); + reg_a_27 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4629, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_27_C, + O => reg_a(27), + SET => GND, + RST => GSR + ); + reg_a_28 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4631, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_28_C, + O => reg_a(28), + SET => GND, + RST => GSR + ); + reg_a_29 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4633, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_29_C, + O => reg_a(29), + SET => GND, + RST => GSR + ); + reg_a_30 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => N4623, + CE => Q_n0000, + CLK => NlwInverterSignal_reg_a_30_C, + O => reg_a(30), + SET => GND, + RST => GSR + ); + I3_EnableTr_INV1 : X_LUT2 + generic map( + INIT => X"D" + ) + port map ( + ADR0 => wen_IBUF, + ADR1 => csn_IBUF, + O => I3_N174 + ); + Q_n00011 : X_LUT3 + generic map( + INIT => X"20" + ) + port map ( + ADR0 => N2469, + ADR1 => a_5_IBUF, + ADR2 => a_4_IBUF, + O => Q_n0001 + ); + dmuxo_5_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(5), + O => N4863 + ); + dmuxo_26_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4732, + ADR3 => N4730, + O => dmuxo(26) + ); + dmuxo_22_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(22), + ADR2 => a_7_IBUF, + ADR3 => reg_a(22), + O => N4808 + ); + dmuxo_21_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(21), + O => N4858 + ); + dmuxo_17_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4738, + ADR3 => N4736, + O => dmuxo(17) + ); + dmuxo_0_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(0), + ADR2 => a_7_IBUF, + ADR3 => reg_a(0), + O => N4754 + ); + dmuxo_29_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(29), + ADR2 => a_7_IBUF, + ADR3 => reg_a(29), + O => N4814 + ); + dmuxo_1_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(1), + ADR2 => a_7_IBUF, + ADR3 => reg_a(1), + O => N4742 + ); + dmuxo_4_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(4), + O => N4853 + ); + dmuxo_8_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(8), + ADR2 => a_7_IBUF, + O => N4780 + ); + dmuxo_31_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(31), + ADR2 => a_7_IBUF, + ADR3 => reg_a(31), + O => N4784 + ); + dmuxo_11_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(11), + ADR2 => a_7_IBUF, + ADR3 => reg_a(11), + O => N4723 + ); + dmuxo_7_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(7), + ADR2 => a_7_IBUF, + O => N4798 + ); + dmuxo_29_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(29), + ADR2 => a_7_IBUF, + O => N4816 + ); + dmuxo_23_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(23), + ADR2 => a_7_IBUF, + ADR3 => reg_a(23), + O => N4790 + ); + dmuxo_19_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(19), + ADR2 => a_7_IBUF, + O => N4750 + ); + dmuxo_12_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(12), + O => N4848 + ); + dmuxo_24_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(24), + ADR2 => a_7_IBUF, + O => N4719 + ); + dmuxo_13_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(13), + ADR2 => a_7_IBUF, + O => N4707 + ); + dmuxo_17_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(17), + ADR2 => a_7_IBUF, + O => N4738 + ); + dmuxo_1_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4744, + ADR3 => N4742, + O => dmuxo(1) + ); + dmuxo_18_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(18), + O => N4843 + ); + dmuxo_19_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4750, + ADR3 => N4748, + O => dmuxo(19) + ); + dmuxo_0_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4756, + ADR3 => N4754, + O => dmuxo(0) + ); + dmuxo_17_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(17), + ADR2 => a_7_IBUF, + ADR3 => reg_a(17), + O => N4736 + ); + dmuxo_31_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(31), + ADR2 => a_7_IBUF, + O => N4786 + ); + dmuxo_3_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(3), + O => N4838 + ); + dmuxo_19_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(19), + ADR2 => a_7_IBUF, + ADR3 => reg_a(19), + O => N4748 + ); + dmuxo_15_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4762, + ADR3 => N4760, + O => dmuxo(15) + ); + dmuxo_8_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(8), + ADR2 => a_7_IBUF, + ADR3 => reg_a(8), + O => N4778 + ); + dmuxo_20_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(20), + O => N4833 + ); + dmuxo_27_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4768, + ADR3 => N4766, + O => dmuxo(27) + ); + dmuxo_11_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(11), + ADR2 => a_7_IBUF, + O => N4725 + ); + dmuxo_2_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4804, + ADR3 => N4802, + O => dmuxo(2) + ); + dmuxo_16_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4774, + ADR3 => N4772, + O => dmuxo(16) + ); + dmuxo_2_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(2), + ADR2 => a_7_IBUF, + ADR3 => reg_a(2), + O => N4802 + ); + dmuxo_30_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(30), + ADR2 => a_7_IBUF, + ADR3 => reg_a(30), + O => N4711 + ); + dmuxo_9_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(9), + O => N4828 + ); + dmuxo_7_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(7), + ADR2 => a_7_IBUF, + ADR3 => reg_a(7), + O => N4796 + ); + dmuxo_16_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(16), + ADR2 => a_7_IBUF, + ADR3 => reg_a(16), + O => N4772 + ); + dmuxo_8_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4780, + ADR3 => N4778, + O => dmuxo(8) + ); + dmuxo_31_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4786, + ADR3 => N4784, + O => dmuxo(31) + ); + dmuxo_23_34 : X_LUT4 + generic map( + INIT => X"0213" + ) + port map ( + ADR0 => a_5_IBUF, + ADR1 => a_6_IBUF, + ADR2 => N4792, + ADR3 => N4790, + O => dmuxo(23) + ); + dmuxo_10_19_G : X_LUT3 + generic map( + INIT => X"FE" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_c(10), + O => N4823 + ); + dmuxo_15_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(15), + ADR2 => a_7_IBUF, + ADR3 => reg_a(15), + O => N4760 + ); + dmuxo_23_34_SW1 : X_LUT3 + generic map( + INIT => X"FB" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_c(23), + ADR2 => a_7_IBUF, + O => N4792 + ); + dmuxo_24_34_SW0 : X_LUT4 + generic map( + INIT => X"F2F7" + ) + port map ( + ADR0 => a_4_IBUF, + ADR1 => reg_b(24), + ADR2 => a_7_IBUF, + ADR3 => reg_a(24), + O => N4717 + ); + Ker24671 : X_LUT4 + generic map( + INIT => X"0001" + ) + port map ( + ADR0 => a_6_IBUF, + ADR1 => a_7_IBUF, + ADR2 => csn_IBUF, + ADR3 => wen_IBUF, + O => N2469 + ); + dmuxo_10_19 : X_MUX2 + port map ( + IA => N4821, + IB => N4823, + SEL => a_5_IBUF, + O => dmuxo(10) + ); + dmuxo_10_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(10), + ADR3 => reg_a(10), + O => N4821 + ); + dmuxo_9_19 : X_MUX2 + port map ( + IA => N4826, + IB => N4828, + SEL => a_5_IBUF, + O => dmuxo(9) + ); + dmuxo_9_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(9), + ADR3 => reg_a(9), + O => N4826 + ); + dmuxo_20_19 : X_MUX2 + port map ( + IA => N4831, + IB => N4833, + SEL => a_5_IBUF, + O => dmuxo(20) + ); + dmuxo_20_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(20), + ADR3 => reg_a(20), + O => N4831 + ); + dmuxo_3_19 : X_MUX2 + port map ( + IA => N4836, + IB => N4838, + SEL => a_5_IBUF, + O => dmuxo(3) + ); + dmuxo_3_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(3), + ADR3 => reg_a(3), + O => N4836 + ); + dmuxo_18_19 : X_MUX2 + port map ( + IA => N4841, + IB => N4843, + SEL => a_5_IBUF, + O => dmuxo(18) + ); + dmuxo_18_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(18), + ADR3 => reg_a(18), + O => N4841 + ); + dmuxo_12_19 : X_MUX2 + port map ( + IA => N4846, + IB => N4848, + SEL => a_5_IBUF, + O => dmuxo(12) + ); + dmuxo_12_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(12), + ADR3 => reg_a(12), + O => N4846 + ); + dmuxo_4_19 : X_MUX2 + port map ( + IA => N4851, + IB => N4853, + SEL => a_5_IBUF, + O => dmuxo(4) + ); + dmuxo_4_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(4), + ADR3 => reg_a(4), + O => N4851 + ); + dmuxo_21_19 : X_MUX2 + port map ( + IA => N4856, + IB => N4858, + SEL => a_5_IBUF, + O => dmuxo(21) + ); + dmuxo_21_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(21), + ADR3 => reg_a(21), + O => N4856 + ); + dmuxo_5_19 : X_MUX2 + port map ( + IA => N4861, + IB => N4863, + SEL => a_5_IBUF, + O => dmuxo(5) + ); + dmuxo_5_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(5), + ADR3 => reg_a(5), + O => N4861 + ); + dmuxo_25_19 : X_MUX2 + port map ( + IA => N4866, + IB => N4868, + SEL => a_5_IBUF, + O => dmuxo(25) + ); + dmuxo_25_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(25), + ADR3 => reg_a(25), + O => N4866 + ); + dmuxo_6_19 : X_MUX2 + port map ( + IA => N4871, + IB => N4873, + SEL => a_5_IBUF, + O => dmuxo(6) + ); + dmuxo_6_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(6), + ADR3 => reg_a(6), + O => N4871 + ); + dmuxo_28_19 : X_MUX2 + port map ( + IA => N4876, + IB => N4878, + SEL => a_5_IBUF, + O => dmuxo(28) + ); + dmuxo_28_19_F : X_LUT4 + generic map( + INIT => X"FBEA" + ) + port map ( + ADR0 => N2377, + ADR1 => a_4_IBUF, + ADR2 => reg_b(28), + ADR3 => reg_a(28), + O => N4876 + ); + d_30_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_30_IOBUF_OBUFT_GTS_AND, + I => dmuxo(30), + O => d(30) + ); + d_30_IOBUF_IBUF : X_BUF + port map ( + I => d(30), + O => N4623 + ); + d_29_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_29_IOBUF_OBUFT_GTS_AND, + I => dmuxo(29), + O => d(29) + ); + d_29_IOBUF_IBUF : X_BUF + port map ( + I => d(29), + O => N4633 + ); + d_28_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_28_IOBUF_OBUFT_GTS_AND, + I => dmuxo(28), + O => d(28) + ); + d_28_IOBUF_IBUF : X_BUF + port map ( + I => d(28), + O => N4631 + ); + d_22_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_22_IOBUF_OBUFT_GTS_AND, + I => dmuxo(22), + O => d(22) + ); + d_22_IOBUF_IBUF : X_BUF + port map ( + I => d(22), + O => N4611 + ); + d_21_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_21_IOBUF_OBUFT_GTS_AND, + I => dmuxo(21), + O => d(21) + ); + d_21_IOBUF_IBUF : X_BUF + port map ( + I => d(21), + O => N4607 + ); + d_24_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_24_IOBUF_OBUFT_GTS_AND, + I => dmuxo(24), + O => d(24) + ); + d_24_IOBUF_IBUF : X_BUF + port map ( + I => d(24), + O => N4619 + ); + d_27_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_27_IOBUF_OBUFT_GTS_AND, + I => dmuxo(27), + O => d(27) + ); + d_27_IOBUF_IBUF : X_BUF + port map ( + I => d(27), + O => N4629 + ); + d_26_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_26_IOBUF_OBUFT_GTS_AND, + I => dmuxo(26), + O => d(26) + ); + d_26_IOBUF_IBUF : X_BUF + port map ( + I => d(26), + O => N4625 + ); + d_25_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_25_IOBUF_OBUFT_GTS_AND, + I => dmuxo(25), + O => d(25) + ); + d_25_IOBUF_IBUF : X_BUF + port map ( + I => d(25), + O => N4621 + ); + d_19_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_19_IOBUF_OBUFT_GTS_AND, + I => dmuxo(19), + O => d(19) + ); + d_19_IOBUF_IBUF : X_BUF + port map ( + I => d(19), + O => N4617 + ); + d_31_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_31_IOBUF_OBUFT_GTS_AND, + I => dmuxo(31), + O => d(31) + ); + d_31_IOBUF_IBUF : X_BUF + port map ( + I => d(31), + O => N4627 + ); + clk_BUFGP_BUFG : X_CKBUF + port map ( + I => clk_BUFGP_IBUFG, + O => clk_BUFGP + ); + clk_BUFGP_IBUFG_9 : X_CKBUF + port map ( + I => clk, + O => clk_BUFGP_IBUFG + ); + d_23_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_23_IOBUF_OBUFT_GTS_AND, + I => dmuxo(23), + O => d(23) + ); + d_23_IOBUF_IBUF : X_BUF + port map ( + I => d(23), + O => N4615 + ); + d_20_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_20_IOBUF_OBUFT_GTS_AND, + I => dmuxo(20), + O => d(20) + ); + d_20_IOBUF_IBUF : X_BUF + port map ( + I => d(20), + O => N4603 + ); + d_0_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_0_IOBUF_OBUFT_GTS_AND, + I => dmuxo(0), + O => d(0) + ); + d_0_IOBUF_IBUF : X_BUF + port map ( + I => d(0), + O => N4635 + ); + d_1_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_1_IOBUF_OBUFT_GTS_AND, + I => dmuxo(1), + O => d(1) + ); + d_1_IOBUF_IBUF : X_BUF + port map ( + I => d(1), + O => N4637 + ); + d_2_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_2_IOBUF_OBUFT_GTS_AND, + I => dmuxo(2), + O => d(2) + ); + d_2_IOBUF_IBUF : X_BUF + port map ( + I => d(2), + O => N4639 + ); + d_3_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_3_IOBUF_OBUFT_GTS_AND, + I => dmuxo(3), + O => d(3) + ); + d_3_IOBUF_IBUF : X_BUF + port map ( + I => d(3), + O => N4641 + ); + d_4_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_4_IOBUF_OBUFT_GTS_AND, + I => dmuxo(4), + O => d(4) + ); + d_4_IOBUF_IBUF : X_BUF + port map ( + I => d(4), + O => N4643 + ); + d_5_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_5_IOBUF_OBUFT_GTS_AND, + I => dmuxo(5), + O => d(5) + ); + d_5_IOBUF_IBUF : X_BUF + port map ( + I => d(5), + O => N4645 + ); + d_6_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_6_IOBUF_OBUFT_GTS_AND, + I => dmuxo(6), + O => d(6) + ); + d_6_IOBUF_IBUF : X_BUF + port map ( + I => d(6), + O => N4647 + ); + d_7_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_7_IOBUF_OBUFT_GTS_AND, + I => dmuxo(7), + O => d(7) + ); + d_7_IOBUF_IBUF : X_BUF + port map ( + I => d(7), + O => N4649 + ); + d_8_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_8_IOBUF_OBUFT_GTS_AND, + I => dmuxo(8), + O => d(8) + ); + d_8_IOBUF_IBUF : X_BUF + port map ( + I => d(8), + O => N4651 + ); + d_9_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_9_IOBUF_OBUFT_GTS_AND, + I => dmuxo(9), + O => d(9) + ); + d_9_IOBUF_IBUF : X_BUF + port map ( + I => d(9), + O => N4653 + ); + d_10_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_10_IOBUF_OBUFT_GTS_AND, + I => dmuxo(10), + O => d(10) + ); + d_10_IOBUF_IBUF : X_BUF + port map ( + I => d(10), + O => N4655 + ); + d_11_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_11_IOBUF_OBUFT_GTS_AND, + I => dmuxo(11), + O => d(11) + ); + d_11_IOBUF_IBUF : X_BUF + port map ( + I => d(11), + O => N4593 + ); + d_12_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_12_IOBUF_OBUFT_GTS_AND, + I => dmuxo(12), + O => d(12) + ); + d_12_IOBUF_IBUF : X_BUF + port map ( + I => d(12), + O => N4595 + ); + d_13_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_13_IOBUF_OBUFT_GTS_AND, + I => dmuxo(13), + O => d(13) + ); + d_13_IOBUF_IBUF : X_BUF + port map ( + I => d(13), + O => N4597 + ); + d_14_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_14_IOBUF_OBUFT_GTS_AND, + I => dmuxo(14), + O => d(14) + ); + d_14_IOBUF_IBUF : X_BUF + port map ( + I => d(14), + O => N4599 + ); + d_15_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_15_IOBUF_OBUFT_GTS_AND, + I => dmuxo(15), + O => d(15) + ); + d_15_IOBUF_IBUF : X_BUF + port map ( + I => d(15), + O => N4601 + ); + d_16_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_16_IOBUF_OBUFT_GTS_AND, + I => dmuxo(16), + O => d(16) + ); + d_16_IOBUF_IBUF : X_BUF + port map ( + I => d(16), + O => N4605 + ); + d_17_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_17_IOBUF_OBUFT_GTS_AND, + I => dmuxo(17), + O => d(17) + ); + d_17_IOBUF_IBUF : X_BUF + port map ( + I => d(17), + O => N4609 + ); + d_18_IOBUF_OBUFT : X_TRI + port map ( + CTL => d_18_IOBUF_OBUFT_GTS_AND, + I => dmuxo(18), + O => d(18) + ); + d_18_IOBUF_IBUF : X_BUF + port map ( + I => d(18), + O => N4613 + ); + d_11_IOBUF_OBUFT_GTS_AND_10 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_11_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_11_IOBUF_OBUFT_GTS_AND_IN1, + O => d_11_IOBUF_OBUFT_GTS_AND + ); + d_12_IOBUF_OBUFT_GTS_AND_11 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_12_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_12_IOBUF_OBUFT_GTS_AND_IN1, + O => d_12_IOBUF_OBUFT_GTS_AND + ); + d_13_IOBUF_OBUFT_GTS_AND_12 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_13_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_13_IOBUF_OBUFT_GTS_AND_IN1, + O => d_13_IOBUF_OBUFT_GTS_AND + ); + d_14_IOBUF_OBUFT_GTS_AND_13 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_14_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_14_IOBUF_OBUFT_GTS_AND_IN1, + O => d_14_IOBUF_OBUFT_GTS_AND + ); + d_15_IOBUF_OBUFT_GTS_AND_14 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_15_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_15_IOBUF_OBUFT_GTS_AND_IN1, + O => d_15_IOBUF_OBUFT_GTS_AND + ); + d_20_IOBUF_OBUFT_GTS_AND_15 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_20_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_20_IOBUF_OBUFT_GTS_AND_IN1, + O => d_20_IOBUF_OBUFT_GTS_AND + ); + d_16_IOBUF_OBUFT_GTS_AND_16 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_16_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_16_IOBUF_OBUFT_GTS_AND_IN1, + O => d_16_IOBUF_OBUFT_GTS_AND + ); + d_21_IOBUF_OBUFT_GTS_AND_17 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_21_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_21_IOBUF_OBUFT_GTS_AND_IN1, + O => d_21_IOBUF_OBUFT_GTS_AND + ); + d_17_IOBUF_OBUFT_GTS_AND_18 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_17_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_17_IOBUF_OBUFT_GTS_AND_IN1, + O => d_17_IOBUF_OBUFT_GTS_AND + ); + d_22_IOBUF_OBUFT_GTS_AND_19 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_22_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_22_IOBUF_OBUFT_GTS_AND_IN1, + O => d_22_IOBUF_OBUFT_GTS_AND + ); + d_18_IOBUF_OBUFT_GTS_AND_20 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_18_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_18_IOBUF_OBUFT_GTS_AND_IN1, + O => d_18_IOBUF_OBUFT_GTS_AND + ); + d_23_IOBUF_OBUFT_GTS_AND_21 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_23_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_23_IOBUF_OBUFT_GTS_AND_IN1, + O => d_23_IOBUF_OBUFT_GTS_AND + ); + d_19_IOBUF_OBUFT_GTS_AND_22 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_19_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_19_IOBUF_OBUFT_GTS_AND_IN1, + O => d_19_IOBUF_OBUFT_GTS_AND + ); + d_24_IOBUF_OBUFT_GTS_AND_23 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_24_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_24_IOBUF_OBUFT_GTS_AND_IN1, + O => d_24_IOBUF_OBUFT_GTS_AND + ); + d_25_IOBUF_OBUFT_GTS_AND_24 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_25_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_25_IOBUF_OBUFT_GTS_AND_IN1, + O => d_25_IOBUF_OBUFT_GTS_AND + ); + d_30_IOBUF_OBUFT_GTS_AND_25 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_30_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_30_IOBUF_OBUFT_GTS_AND_IN1, + O => d_30_IOBUF_OBUFT_GTS_AND + ); + d_26_IOBUF_OBUFT_GTS_AND_26 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_26_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_26_IOBUF_OBUFT_GTS_AND_IN1, + O => d_26_IOBUF_OBUFT_GTS_AND + ); + d_31_IOBUF_OBUFT_GTS_AND_27 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_31_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_31_IOBUF_OBUFT_GTS_AND_IN1, + O => d_31_IOBUF_OBUFT_GTS_AND + ); + d_27_IOBUF_OBUFT_GTS_AND_28 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_27_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_27_IOBUF_OBUFT_GTS_AND_IN1, + O => d_27_IOBUF_OBUFT_GTS_AND + ); + d_28_IOBUF_OBUFT_GTS_AND_29 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_28_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_28_IOBUF_OBUFT_GTS_AND_IN1, + O => d_28_IOBUF_OBUFT_GTS_AND + ); + d_29_IOBUF_OBUFT_GTS_AND_30 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_29_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_29_IOBUF_OBUFT_GTS_AND_IN1, + O => d_29_IOBUF_OBUFT_GTS_AND + ); + d_0_IOBUF_OBUFT_GTS_AND_31 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_0_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_0_IOBUF_OBUFT_GTS_AND_IN1, + O => d_0_IOBUF_OBUFT_GTS_AND + ); + d_1_IOBUF_OBUFT_GTS_AND_32 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_1_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_1_IOBUF_OBUFT_GTS_AND_IN1, + O => d_1_IOBUF_OBUFT_GTS_AND + ); + d_2_IOBUF_OBUFT_GTS_AND_33 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_2_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_2_IOBUF_OBUFT_GTS_AND_IN1, + O => d_2_IOBUF_OBUFT_GTS_AND + ); + d_3_IOBUF_OBUFT_GTS_AND_34 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_3_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_3_IOBUF_OBUFT_GTS_AND_IN1, + O => d_3_IOBUF_OBUFT_GTS_AND + ); + d_4_IOBUF_OBUFT_GTS_AND_35 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_4_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_4_IOBUF_OBUFT_GTS_AND_IN1, + O => d_4_IOBUF_OBUFT_GTS_AND + ); + d_5_IOBUF_OBUFT_GTS_AND_36 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_5_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_5_IOBUF_OBUFT_GTS_AND_IN1, + O => d_5_IOBUF_OBUFT_GTS_AND + ); + d_6_IOBUF_OBUFT_GTS_AND_37 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_6_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_6_IOBUF_OBUFT_GTS_AND_IN1, + O => d_6_IOBUF_OBUFT_GTS_AND + ); + d_7_IOBUF_OBUFT_GTS_AND_38 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_7_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_7_IOBUF_OBUFT_GTS_AND_IN1, + O => d_7_IOBUF_OBUFT_GTS_AND + ); + d_8_IOBUF_OBUFT_GTS_AND_39 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_8_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_8_IOBUF_OBUFT_GTS_AND_IN1, + O => d_8_IOBUF_OBUFT_GTS_AND + ); + d_9_IOBUF_OBUFT_GTS_AND_40 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_9_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_9_IOBUF_OBUFT_GTS_AND_IN1, + O => d_9_IOBUF_OBUFT_GTS_AND + ); + d_10_IOBUF_OBUFT_GTS_AND_41 : X_AND2 + port map ( + I0 => NlwInverterSignal_d_10_IOBUF_OBUFT_GTS_AND_IN0, + I1 => NlwInverterSignal_d_10_IOBUF_OBUFT_GTS_AND_IN1, + O => d_10_IOBUF_OBUFT_GTS_AND + ); + NlwInverterBlock_reg_a_31_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_31_C + ); + NlwBlock_main_top_GND : X_ZERO + port map ( + O => GND + ); + NlwInverterBlock_reg_b_31_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_31_C + ); + NlwInverterBlock_reg_c_31_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_31_C + ); + NlwInverterBlock_reg_c_0_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_0_C + ); + NlwInverterBlock_reg_c_1_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_1_C + ); + NlwInverterBlock_reg_c_2_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_2_C + ); + NlwInverterBlock_reg_c_3_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_3_C + ); + NlwInverterBlock_reg_c_4_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_4_C + ); + NlwInverterBlock_reg_c_5_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_5_C + ); + NlwInverterBlock_reg_c_6_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_6_C + ); + NlwInverterBlock_reg_c_7_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_7_C + ); + NlwInverterBlock_reg_c_8_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_8_C + ); + NlwInverterBlock_reg_c_9_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_9_C + ); + NlwInverterBlock_reg_c_10_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_10_C + ); + NlwInverterBlock_reg_c_11_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_11_C + ); + NlwInverterBlock_reg_c_12_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_12_C + ); + NlwInverterBlock_reg_c_13_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_13_C + ); + NlwInverterBlock_reg_c_14_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_14_C + ); + NlwInverterBlock_reg_c_15_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_15_C + ); + NlwInverterBlock_reg_c_16_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_16_C + ); + NlwInverterBlock_reg_c_17_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_17_C + ); + NlwInverterBlock_reg_c_18_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_18_C + ); + NlwInverterBlock_reg_c_19_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_19_C + ); + NlwInverterBlock_reg_c_20_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_20_C + ); + NlwInverterBlock_reg_c_21_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_21_C + ); + NlwInverterBlock_reg_c_22_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_22_C + ); + NlwInverterBlock_reg_c_23_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_23_C + ); + NlwInverterBlock_reg_c_24_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_24_C + ); + NlwInverterBlock_reg_c_25_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_25_C + ); + NlwInverterBlock_reg_c_26_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_26_C + ); + NlwInverterBlock_reg_c_27_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_27_C + ); + NlwInverterBlock_reg_c_28_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_28_C + ); + NlwInverterBlock_reg_c_29_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_29_C + ); + NlwInverterBlock_reg_c_30_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_c_30_C + ); + NlwInverterBlock_reg_b_0_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_0_C + ); + NlwInverterBlock_reg_b_1_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_1_C + ); + NlwInverterBlock_reg_b_2_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_2_C + ); + NlwInverterBlock_reg_b_3_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_3_C + ); + NlwInverterBlock_reg_b_4_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_4_C + ); + NlwInverterBlock_reg_b_5_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_5_C + ); + NlwInverterBlock_reg_b_6_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_6_C + ); + NlwInverterBlock_reg_b_7_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_7_C + ); + NlwInverterBlock_reg_b_8_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_8_C + ); + NlwInverterBlock_reg_b_9_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_9_C + ); + NlwInverterBlock_reg_b_10_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_10_C + ); + NlwInverterBlock_reg_b_11_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_11_C + ); + NlwInverterBlock_reg_b_12_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_12_C + ); + NlwInverterBlock_reg_b_13_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_13_C + ); + NlwInverterBlock_reg_b_14_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_14_C + ); + NlwInverterBlock_reg_b_15_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_15_C + ); + NlwInverterBlock_reg_b_16_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_16_C + ); + NlwInverterBlock_reg_b_17_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_17_C + ); + NlwInverterBlock_reg_b_18_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_18_C + ); + NlwInverterBlock_reg_b_19_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_19_C + ); + NlwInverterBlock_reg_b_20_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_20_C + ); + NlwInverterBlock_reg_b_21_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_21_C + ); + NlwInverterBlock_reg_b_22_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_22_C + ); + NlwInverterBlock_reg_b_23_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_23_C + ); + NlwInverterBlock_reg_b_24_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_24_C + ); + NlwInverterBlock_reg_b_25_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_25_C + ); + NlwInverterBlock_reg_b_26_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_26_C + ); + NlwInverterBlock_reg_b_27_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_27_C + ); + NlwInverterBlock_reg_b_28_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_28_C + ); + NlwInverterBlock_reg_b_29_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_29_C + ); + NlwInverterBlock_reg_b_30_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_b_30_C + ); + NlwInverterBlock_reg_a_0_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_0_C + ); + NlwInverterBlock_reg_a_1_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_1_C + ); + NlwInverterBlock_reg_a_2_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_2_C + ); + NlwInverterBlock_reg_a_3_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_3_C + ); + NlwInverterBlock_reg_a_4_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_4_C + ); + NlwInverterBlock_reg_a_5_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_5_C + ); + NlwInverterBlock_reg_a_6_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_6_C + ); + NlwInverterBlock_reg_a_7_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_7_C + ); + NlwInverterBlock_reg_a_8_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_8_C + ); + NlwInverterBlock_reg_a_9_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_9_C + ); + NlwInverterBlock_reg_a_10_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_10_C + ); + NlwInverterBlock_reg_a_11_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_11_C + ); + NlwInverterBlock_reg_a_12_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_12_C + ); + NlwInverterBlock_reg_a_13_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_13_C + ); + NlwInverterBlock_reg_a_14_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_14_C + ); + NlwInverterBlock_reg_a_15_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_15_C + ); + NlwInverterBlock_reg_a_16_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_16_C + ); + NlwInverterBlock_reg_a_17_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_17_C + ); + NlwInverterBlock_reg_a_18_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_18_C + ); + NlwInverterBlock_reg_a_19_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_19_C + ); + NlwInverterBlock_reg_a_20_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_20_C + ); + NlwInverterBlock_reg_a_21_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_21_C + ); + NlwInverterBlock_reg_a_22_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_22_C + ); + NlwInverterBlock_reg_a_23_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_23_C + ); + NlwInverterBlock_reg_a_24_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_24_C + ); + NlwInverterBlock_reg_a_25_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_25_C + ); + NlwInverterBlock_reg_a_26_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_26_C + ); + NlwInverterBlock_reg_a_27_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_27_C + ); + NlwInverterBlock_reg_a_28_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_28_C + ); + NlwInverterBlock_reg_a_29_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_29_C + ); + NlwInverterBlock_reg_a_30_C : X_INV + port map ( + I => clk_BUFGP, + O => NlwInverterSignal_reg_a_30_C + ); + NlwInverterBlock_d_11_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_11_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_11_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_11_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_12_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_12_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_12_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_12_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_13_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_13_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_13_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_13_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_14_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_14_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_14_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_14_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_15_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_15_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_15_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_15_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_20_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_20_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_20_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_20_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_16_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_16_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_16_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_16_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_21_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_21_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_21_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_21_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_17_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_17_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_17_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_17_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_22_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_22_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_22_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_22_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_18_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_18_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_18_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_18_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_23_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_23_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_23_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_23_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_19_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_19_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_19_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_19_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_24_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_24_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_24_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_24_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_25_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_25_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_25_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_25_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_30_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_30_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_30_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_30_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_26_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_26_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_26_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_26_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_31_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_31_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_31_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_31_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_27_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_27_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_27_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_27_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_28_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_28_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_28_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_28_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_29_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_29_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_29_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_29_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_0_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_0_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_0_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_0_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_1_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_1_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_1_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_1_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_2_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_2_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_2_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_2_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_3_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_3_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_3_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_3_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_4_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_4_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_4_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_4_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_5_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_5_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_5_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_5_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_6_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_6_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_6_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_6_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_7_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_7_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_7_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_7_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_8_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_8_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_8_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_8_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_9_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_9_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_9_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_9_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwInverterBlock_d_10_IOBUF_OBUFT_GTS_AND_IN0 : X_INV + port map ( + I => I3_N174, + O => NlwInverterSignal_d_10_IOBUF_OBUFT_GTS_AND_IN0 + ); + NlwInverterBlock_d_10_IOBUF_OBUFT_GTS_AND_IN1 : X_INV + port map ( + I => GTS, + O => NlwInverterSignal_d_10_IOBUF_OBUFT_GTS_AND_IN1 + ); + NlwBlockROC : X_ROC + generic map (ROC_WIDTH => 100 ns) + port map (O => GSR); + NlwBlockTOC : X_TOC + port map (O => GTS); + +end Structure; + diff --git a/projects/eval_dmux/pepExtractor.prj b/projects/eval_dmux/pepExtractor.prj new file mode 100644 index 0000000..c104b61 --- /dev/null +++ b/projects/eval_dmux/pepExtractor.prj @@ -0,0 +1 @@ +work main_top.vhdl diff --git a/projects/eval_dmux/wave.do b/projects/eval_dmux/wave.do new file mode 100644 index 0000000..f532a8b --- /dev/null +++ b/projects/eval_dmux/wave.do @@ -0,0 +1,28 @@ +onerror {resume} +quietly WaveActivateNextPane {} 0 +add wave -noupdate -format Logic /main_top_main_top_tb_vhd_tb/clk +add wave -noupdate -format Logic /main_top_main_top_tb_vhd_tb/resn +add wave -noupdate -format Literal -radix hexadecimal /main_top_main_top_tb_vhd_tb/a +add wave -noupdate -format Literal -radix hexadecimal /main_top_main_top_tb_vhd_tb/d +add wave -noupdate -format Logic /main_top_main_top_tb_vhd_tb/wen +add wave -noupdate -format Logic /main_top_main_top_tb_vhd_tb/csn +add wave -noupdate -format Literal -radix hexadecimal /main_top_main_top_tb_vhd_tb/uut/reg_a +add wave -noupdate -format Literal -radix hexadecimal /main_top_main_top_tb_vhd_tb/uut/reg_b +add wave -noupdate -format Literal -radix hexadecimal /main_top_main_top_tb_vhd_tb/uut/reg_c +add wave -noupdate -format Literal -radix hexadecimal /main_top_main_top_tb_vhd_tb/uut/dmuxo +add wave -noupdate -format Literal -radix hexadecimal /main_top_main_top_tb_vhd_tb/uut/mux_ctrl +TreeUpdate [SetDefaultTree] +WaveRestoreCursors {{Cursor 1} {684150 ps} 0} +WaveRestoreZoom {356007 ps} {1033895 ps} +configure wave -namecolwidth 150 +configure wave -valuecolwidth 100 +configure wave -justifyvalue left +configure wave -signalnamewidth 1 +configure wave -snapdistance 10 +configure wave -datasetprefix 0 +configure wave -rowmargin 4 +configure wave -childrowmargin 2 +configure wave -gridoffset 0 +configure wave -gridperiod 1 +configure wave -griddelta 40 +configure wave -timeline 0 diff --git a/projects/eval_fixed_ja/Makefile b/projects/eval_fixed_ja/Makefile new file mode 100644 index 0000000..218643e --- /dev/null +++ b/projects/eval_fixed_ja/Makefile @@ -0,0 +1,50 @@ +# ------------------------------------------------- +# Global options +# ------------------------------------------------- +LANG_STD := 93c +IEEE_STD := standard +WORK_PATH := work +SOURCE_PATH := src +LIB_PATH := ../lib + +# ------------------------------------------------- +# Target options +# ------------------------------------------------- +TARGET := tb_eval_fixed_ja +SOURCES := + +# ------------------------------------------------- +GHDL_OPT := --workdir=$(WORK_PATH) --std=$(LANG_STD) --ieee=$(IEEE_STD) + +# ------------------------------------------------- +all: elaborate + +.PHONY: syntax +syntax: + ghdl -s $(GHDL_OPT) $(SOURCE_PATH)/*.vhd + +import: + ghdl -i $(GHDL_OPT) $(LIB_PATH)/*.vhd + +analyze: import + ghdl -a $(GHDL_OPT) $(LIB_PATH)/*.vhd $(SOURCE_PATH)/*.vhd + +anaborate: import + ghdl -c $(GHDL_OPT) $(LIB_PATH)/*.vhd $(SOURCE_PATH)/*.vhd -e $(TARGET) + +makeunit: import + ghdl -m $(GHDL_OPT) $(TARGET) + +elaborate: analyze + ghdl -e $(GHDL_OPT) $(TARGET) + +run: elaborate + ghdl -r $(GHDL_OPT) $(TARGET) + +# ------------------------------------------------- +.PHONY: clean +clean: + rm -rf $(TARGET) + cd $(WORK_PATH); rm -rf *.o *.cf + +# ------------------------------------------------- diff --git a/projects/eval_fixed_ja/ise81/eval_fixed_ja.lso b/projects/eval_fixed_ja/ise81/eval_fixed_ja.lso new file mode 100644 index 0000000..22de730 --- /dev/null +++ b/projects/eval_fixed_ja/ise81/eval_fixed_ja.lso @@ -0,0 +1 @@ +work diff --git a/projects/eval_fixed_ja/ise81/eval_fixed_ja.prj b/projects/eval_fixed_ja/ise81/eval_fixed_ja.prj new file mode 100644 index 0000000..35a0201 --- /dev/null +++ b/projects/eval_fixed_ja/ise81/eval_fixed_ja.prj @@ -0,0 +1,2 @@ +vhdl work "W:/vhdl/lib/src/fixed_ja/fixed_ja.vhd" +vhdl work "W:/vhdl/projects/eval_fixed_ja/src/eval_fixed_ja_syn.vhd" diff --git a/projects/eval_fixed_ja/ise81/eval_fixed_ja.xst b/projects/eval_fixed_ja/ise81/eval_fixed_ja.xst new file mode 100644 index 0000000..44ba20b --- /dev/null +++ b/projects/eval_fixed_ja/ise81/eval_fixed_ja.xst @@ -0,0 +1,55 @@ +set -tmpdir ./xst/projnav.tmp +set -xsthdpdir ./xst +run +-ifn eval_fixed_ja.prj +-ifmt mixed +-ofn eval_fixed_ja +-ofmt NGC +-p xc4vsx35-10-ff668 +-top eval_fixed_ja +-opt_mode Speed +-opt_level 1 +-iuc NO +-lso eval_fixed_ja.lso +-keep_hierarchy NO +-rtlview Yes +-glob_opt AllClockNets +-read_cores YES +-write_timing_constraints NO +-cross_clock_analysis NO +-hierarchy_separator / +-bus_delimiter <> +-case maintain +-slice_utilization_ratio 100 +-dsp_utilization_ratio 100 +-verilog2001 YES +-fsm_extract YES -fsm_encoding Auto +-safe_implementation No +-fsm_style lut +-ram_extract Yes +-ram_style Auto +-rom_extract Yes +-mux_style Auto +-decoder_extract YES +-priority_extract YES +-shreg_extract YES +-shift_extract YES +-xor_collapse YES +-rom_style Auto +-mux_extract YES +-resource_sharing YES +-use_dsp48 auto +-iobuf YES +-max_fanout 500 +-bufg 32 +-bufr 24 +-register_duplication YES +-register_balancing No +-slice_packing YES +-optimize_primitives NO +-use_clock_enable Auto +-use_sync_set Auto +-use_sync_reset Auto +-iob auto +-equivalent_register_removal YES +-slice_utilization_ratio_maxmargin 5 diff --git a/projects/eval_fixed_ja/ise81/eval_fixed_ja_syn.ise b/projects/eval_fixed_ja/ise81/eval_fixed_ja_syn.ise new file mode 100644 index 0000000000000000000000000000000000000000..85394e397e5cba71409e1a9fc7a3b01bff781f3a GIT binary patch literal 487090 zcmeFa?T_6_mgkl3uI_p0nb9I4A%TEmd0K}3b^o3pW@mQ$_vmuBtL#aqYuvjFce66n z?wq!rp3Jnz&2_^7E3{f6G(re1un55}Vi60oLWl>!J9x!=5HEOv;2%KZ9Uzv^iQm1~ zH`9(2C%Y=^Vam7Ft}4g(cj83Ei4*6XI1zF8hu?hfmv`Rw`&IsOvAEOy;NISy-Epz_ z-d!*B@4XB?IC=8qhA3x0d}?8)NUOmOjJ z|M)T^-}#mQ`Tu?Y#?FrX|Ib~W*k$TFJ2xP74f$hPCV7_D)eyyTKSX&t zBvBowag@Y)(~fn~=JoWmoue1~j~5S*UmhJUes_Oy_S2`1!2ZE$y7S`r^!(^$zOzj7 zX6nYYkCG~GqdafYs2%z#>gr@F$EvKeA^X|RG8@V~PR1-6`XrC?sTrasPm5@r>ZB-# zb{f0xXO8@`=!-6?vOFr=W{mQ>>Z7(!vnUzHxG(ZFX@(ezE&R4qSw(G}0UO&isws=& zG>QAJsq$hR9YvwKLqE*F{(t(tyX$|yC^!H0|5Ysh{=f099r=F@rb6mhpaZbb9>wG*0xERwQ1E9zy@fK zMO{VHR3uT})IAl)U6ds)JdJgiG}60eRZqo4|Cd8i(Z;@ynxaXfp{b^JD6=X~Qef>= z*F{cu#;Hhb-gQyaB}o+5eNxm-mp3`hSWZbIlcI>~0gm#rsiV4}@92V|>6?DaGNG3B z)mX$$9*spyOPicd87r`TQ+HY0mu)XYTGwNd=4BjZQwc23rl?I@#-!<5kW-Oo(jjp> z#$A#kJ!KJ7I1EvpGY|7BF0(T0rZJNa>5{r@+O&z9sbM7Qksi$QDoXQwqA6osx|a5R z+GHcc-`5G$VzBj4j8Q_HQ+h39!V9%#EIZ~Of8RnaXKpf@NMF~`_Pj0QUb=Vc@*-~& zx@_v{-kvdKR+mv+Gh`n&5J0l zMXwc*tjh*zFPo%lX-(4Q(u5)&im77|(>z5&Xl|VXV>pI*N|?*NbZ?JHAtik@W-?it z#7W2yA#8COH{*~y>CL-ls?wNRdS-!Z0&O3nDyE-Wdbh2m(xOO{6g3j{Wy2_B7211< z8Tx5V%A_0Gyhwm$NMh14)lv0~0#g7*iiEUH+E#Uoo-IW}(yA}|N(PZ$mWd2+6Ivo| zYEijmT~0Cz9ekA;!jD>_rNx*;T@|NMn&m@=s>$PAU{jyBO;6uv?I2^C*H9a4QAk-< zq|BaPnh>{nKeY)>7(nDAP0SMpWuO`)9UUW0V2+hZlb67XKFSBCb2HUVH1)8bj%C@E zGG)p*9*2QBlG0Qp1dYO6D5Ewn`@Ba^no(eBHMB*>I5E2zqH@TiZi-oG>a5S=wjZlX zR+ffA=wcSK5pHCn(9*6cqoGWyX<)f)a?#L5(N#4=5=|{DXWlSuO~uetLsm?EI?%7c z;u8Lu(kzS2y*y#PZE9vWoQ-K-4^1;jhcHowAxm>cp<*Qa0U;O$gs!Nnau|!GP2HF# zDLpSdr%bB6E1RgxXl^~UG%aIz8{rKFP}MXdLNPIASRzq~{E>87JT!Tp#$yQ#HC8u6 zRXjhzn& zm{6N4X4W|6%+qeHtEs8mL?k3myLK2;?1U_*-%6JD289#FJu5+4_HmNSDD-hw_jx5t zOTi!I(7+oi6TQ$e*`_#lD_hodDEwlI#xZ3~iwOy7nHt43bv^ncDKepkPH!_BP9cJe ztYR$`Ob8lTwP}|1O(S!mZBd`h@2KipW<4CUF7rWImMF?{%BoQYD`^_+8hW;9N;+if zs;FVb02`+)za#2QVCh(tNiU-l)3bRYO<;kf2kV64q3MH+0wR@;G(MUtIyD!PNbD4) z4E@yAkndzo&GK<cT;K4%wmk9Aw^Lo zUC|7a%!Rl|A-C9KWrc=d3KvmZC1}>RNQQKTmRpRvc#4~rzDSE&sG*GN600O@$05P| z8Y?GnOh4=pERZ_wS=t)gW(LG3zWDyB6&ZGr-CQVaY%g&4hl-7^fP26`^;ty37-#!od(y zs$&L7r{)bRvu;?YgRN6F*X*re=N`ZwC&7MutgsLfX*>(7)JD4HqeBsN53J`GE^<23T#AwwQ*Iz8;dF?JC)|F zn>~I*JYqd2xkxX%e#)^v8B+>bKA6t2sIZoGwoc2EiL$Z7Z!E_q&BW$F+L&hf(97t{ z@|4wM-%l8}rGvjGeK`Lx`RJ01f6OH@t>*VDpRrNh4iha%N<=-OAIB++Ix*CevPT0p zQ$NniqRir?pr=z7JSHU5qLB}<(lBRp4DLeaZJi@-nBizuSx!Xq8?-c5PMxt*HC0-R zn2vFSVnsX9|KcHG$zx)pV(NH6+htwm7S6n#x{1Y6Y)z;!YmjCbtP0j?mWiZGq*8>U z!-!*fM#PwDVhoKeWPRON{Zxp0m%+371y(Nup+?JKl%ww$(Frr0)lH@f4j!gWI@Th8 zbrH8s!H||HLZ%S&wvlyvYP&Q+YA}|VLi{k(5x^2Lj#*96K1|21$Jk2yG)D%}>7z8Z zt62{)J|j#n>cthnN-!P6P&|fkN5zt>SN-xlF8D$RWFD`8Y1@xEgLiHWs@@r)%k|t|e0-fPojbg9h zZ4H<{Wzi>9DHbiie{5N#8GbiLBOVNbIP^7U7v5RXvN9xXAD0D-D!+exi3GDmD^@1T$RV;KYWc)HhEoiBP z1(-z|jh%>zCw{XmWqmW$xH|L1`ORfLB`q4O!(NbP_4GwoCM?l-*CjUVfQjU&{`ykB zZHEpcs-Q7B8VK80NaJ`CYRbz=f(`usi6usILl?kn+@Yol9FQ81CrVk_(lRcRG{KPK z_r0a8{j>@zsl@VOo#CT`^((>fjfZiH$83gvm(b8u)|2R2%rzD`*0zRaSGZ`BBthv` ztg8IJzZ}xCEs6{s-p1&n7`L*W=sSWhxExcR#wDIAzdyIcYM$^Ga6`qIz@3U2VoU{m z_jG6(9Y)we|Ll?oOpD2fje&JVvrt)hkz-U;tihO(m`<|{{MM3C6~-_Q`Pk!l;oKJR zIKOO|Yj=upiz!a~;1w0y zwG5t^VyN1VD9#)l+herE(Pe!Q^*FTC`lWH1Er4-kRsz<9_KT$H?Qk=Hz9L?--YrdQgJb7%ebGAl;L3H@Hj zMDudO0~mTNa8rY)J~Cb`r;h4hT4p0n7k@m#`Vi43q`=5W75+;lUJVYOgWg@%6cAo0 zBdHK`j_5-hiyhnIA7^dMvN#(Lcb0iq7eg#_Ws;S5_7bqkMr@KiEg5u)eenB;X_yjN zoG^CqtQlC$Z#uJ+rK=t>!)G@F=!Z+b9_m;;5ky0baUzviN>MptaUvaY)z1vvUXD1{ z#G!Dx#izi`ukf^JApUBabftIz^S~~aRm?;eQ=DaxY1pvNVge2bT8*DvOldRBy#BL< zO}cSnZbWgLL6s#^9DymKQCUh<5wm(8t$$|O5h|$AWB5cZvjEd=o`wX4uw%-Rk)9{_ zUtFd!QI@{M;1yfh`Opo)4IC*9y)3~1jc3XF3&?9#cFc`v=x9-%!wNyVI!gMa>$6f^ z{8_#I`6c4ml>_>37{xKbtVdELJY2%&$UK<<748_qJ4jfUy0>II|!FSHIry$j|$6h zCu+hHSvk(4eQSyC&GC|nEv5vcazbmYFpL)dmBb7Pbd|H#{$L4<5~nA!B{4^I7G_qC zvxQxU2}vBY80T4VbBQlmjH$RX30I;)JuvbSx{8@SmhBMFRO=;E7>hM;qKcW%EMR>nz9j)B6wB1cR5??vmQ~r~7vPey z7>a&Han%&_B@+gHUuFHQ2g)U`Jkf3(&=TVGYb?YM2st^W0?hvNXfPWLA#-@C8oyjPqQ4C zaK$_wuquGkrD#J!HBg&~d?NSrEcmBzQCYSU)_3B3qFp+aW{b~`^_HQHiG#-TjQvwf zlo-1V1h~+#xZxen48Ah9%N%LOwMggD`X?EJ8ke_YBooLdow3ct1$4ar z(?&l=+QmkhL`&!a9De#WWh!(?MTC{bMhBtMb-&&~WiU}jw!FFl`x4h2GpCq{^kXy; zUS*4Kr3XH-yVAnL&ad$Q17=Q~B7*2S8IYW)Bkhy*rXXyUup>ek1m|n*iC=Qi-G8pj zTsM5WS*4WK zzOwFK-+r{1?%r&BQVMj`y}Rx1Ui*=^S7ur(ly}5t)W^4W_r?bSQZvZgliQTMoZp}N zNh$O<`TjKB(MoUjh8jSI|!i!kp@xCryM_4W^u zDz8-buJ{A*Y?;dy;)~(d$4R_Xj#2>)MlsIq_<-HI3ZBNgm`R z4|C!dkX36+11DvWlQPVSccEJKiD7VpV-p^l(8w4DCO9tPVF`_jVNil&5+0J!h}2=x zs6&!b2L;1xi1c?pnr_|n&FP`x7}=Xbqp z8l_&s_wMH2W{)4Xz3;DmPU2Pm(}%5pBzM~n#|6m=AxC1`Q>Oi% zf0pfetG@Y>cP8B2OX5Wm-y9d-b@esGt9RFssSlF@qtj{c@7~#M9|S0^Q5IVMfp(0~ zq!wQDW*emUQh%Sb1m2~~(YeLK{L!tBm{WkOEuhZX7EtHzPMlT5(;ohRV{V{*0 z-YD-1Hr$$~#hv?m0cy90y)Z4QaeN@a1&&aN;s$I4X4w^}X5OgRs@<#JF_N^kePL!1 zWU$qD$NsjZUWW_PyKfQ)jj5YPp%R=$sstAnD~H;MN@%z)qC>4&%WHVpw(06!y+#@) z!4}lQsX@9n6fHa&iDi&^i}230 z!psXT8(+i6=^`=l=8(b8m6`=<<57?XJ_E}6_Q$dmgamDGF95-rWW`ktpqq;s6zDKO zWoe-Fz=qOWb`Mpa)F|`tjNCwN6zv4V^inf}f;7>yu?M*@wam<&AWiga+(AyIrWJ;a zl8{YeGD(6Ki2y=v6^z=Fjg_IBBa00#tSm2JO_f_ffpv6UsdUH{pq82qn2;H=;?81) zY(p(I8!)#1u=iY0=)(5L+GJ4I`87z@`D>86KCVFe(zphxJvtjP`pO9*Cxs!t4Weo> zJ66@1cnTXGD{5hzV+$DUS7~Y3;t-0e!2uv-ZvY9H8!JOXwKgoqhG0TggkXZEh6AZW zx3M0AGjD@5(KC|^QnMHt3t=u~W2`|Y)&drWqh&ELHo#yzp=RPNU|o3YA!ly2uj$u} zuQA?O@U3Ck^%J1b%fK++Zhxeuf!=Zm@AqU2Xt@Trq+CfhxOLmR#d_-_ZJQnnN zNU5!ubWj_Y0=4y#AZ=qQNPF$Ju`Cv(Wmp*nYOUWYAyU7!_4mxJw@QfLNpcEfHSD!r zLLAiAM*_8VydZ6TBuIPhHVLWi65^oN`mGWoM6Ip2N{G-jw%(#c$S|<#kQr*~BL@wc zO0$U0P&2Eh?sPQmjGDR=npSl)L#_2AOx8vj<<8Y_r)g)@*iojzw1C*$unOl4H8sUS zZGApN&8(XG+|jf%YU*=nT7`3lTI;t8r=x0G5**UnQAVZcXc{{zG?;-1TZ506uGL8Sfpv{uW&(eo^jzxzruxtWQGN$ zc!n973yzjhv&`}p&Qz^se$VuRlY54l`ou7;XKI!{(Z_1u{q_f~oxIJUfJGe&TdyhU zaqA6AXL}QmR->kl*am8&7)AwS(wl14p!7B>Txl@eydft@6TJW^=sSj8#_;S3T5LfF zAvjk;?tr%&?v1;{=+)Lg*dv4RuJ^dl56AKDxa*@WrM|M;>On{;Rld~DzwxR60Gt&1 zGv%dJsa5^Z|DAID?e?Iw(tB|BHU}9sUbN<`tydba)#q*c{XI@~sHNWQirajve3`0r z(}hOYyM$3EDe+3JnM&8YxEwpKOf%uXmMxqZpM6g|Mp%|KS=6( z{;N4&V|;zGL1=&lr_B825BeYZ`-YoLDE1DfD^^HPoSV>#HPVyU5}@9x)Jc~r*OS*O z6VjDVy3$E|uM85>wNAR$NqgbH%=Kl0xNntGQSut=w-6>FrGYp&$mLT605=xY92WlXv1%6;wS`_8U%|Jg@U>hDfU6}p;) z+}X`kx|)3Otx~Hd9d~v$;gC|DvVR2lR^dq#j61uUTu7 zTEX<=O>5BRbW@;G$(NGjb^d6^7DXj7d>dt;6*wofp%yqMw8Di>3C%FAC%h(ve7a{G z9KnT0$DvHavyIgIbd3xQ&<19qW*DNGo?(mxXc;7M+9>U5xi4;{wA_~&pheL)2(M|f zM)<>L8-(5vWiN0|A;^T+6qzZ6a$jDfbXEhoFB>vCm32ysl4>zi+5q*y@|$2={U(%^ z$v{fY1s=8V)dir1LoKCdn^-8N<_)Z=atp}Vg;(f7YX|DwZ8BAqefzmrwvb+9;|*kB z(r(cV%-#)BiJM)jT?wGQfwc0egw!t5H1)c^!+wFFgW9+hsMj!lgQ#sRg{HlB+gR$` z=9d`NLauK>t*y68h;V9cy;VX~^LLNUFn5^LrQX<@{1KANE>E*&&v)XgF~LoMpgAx*;Mkak9` z9i?rNUg{{TFu|#|)$;~bliWF?){ZjDoug^&DAQnCKxAKp{fk+QW~gb*9n>bAGt|tg zsm~ovJENvPho)6HXQ;J)t8hB1CgF5QYeyM{)6q0`RA?~uES>d)v^Z0tES+syfd~T2 z`8uP5lLV?YycC|Wu@99CYF3rCf=k-9Ej^`ek84PY>&yj`_v0K)<0*Cay$o^7PD-A17Z z29vj|wzbYb66&T+_qSvISR8EIwH(v6OynMq4GLNVmBzwRNUPH{A?J!BI!N7C3s zHbHX~Z9QZeK?8;$U?^g=>gpM38E1zyb@hz2vT5mRN72lrrK_Q66vi28tQ-+Dw#O!n zu5vR)Gn2L+3XGuh8q}>uQyzvX=vO+A~U9!*hBrpVC~?=eR8T#6KW z4`V2&QsiKXQloMvMLm)th5kiiS1D4?qo~JG)YB+ZsMhJX`jn$6yZ$M?>pfL>XV<^r z?e;(N&NKbk_1zD9@5x1uW9M<9J$pMNd{y7QfBW`u=XXBR%I|xR0`q=kl5%hq4d^4V zfoOp8L881pC?o_Cpb%gJ3SLuot|1MS=YjHCE6>tU8y!Mvqm=7ybO@b-+D5)t+eo?E z#xf7J(IFHLrCe{LL+BLLHg-w5xW`Kq{9mE6L1kVwfXu8=K{}?&02v5*P52Evi+cv1 z7x%mxbBj_* zP5~2Q7KkcRZ~`R6Y^WA#PiO?egg5~b;v_^u7M2hvU_#aS%kT7Lj(ErJj$hdC%%+FrIceGXvMN{`@X)ndpjwWYi#Cn^=rQc>ONM!?L$=yK>uE?oX@>q@3p&o zk_j~3z1jA6cKy|?f%oq6Mf;I=LfpFq%z{;ad~0`ad=Mr$?%CCIs6-Fuadi@WyDwSvo-}x)l>(j0^ zf~5i&$Ztf+qLY(4+VG1DBVx@3?fL;T*Jq>@)$a7EX z=bJ~JG#UcZsPO)h^0}^?ZmpulegdnDIQ@Xz?Oy+ZHcK2pVUb%5wPiytPt?EGmJPnv zmJN!vWrJdE*`QdPdz(uP~)TdU`RE|0S3%w0i#3IdSZgaU{_xmFyQ zP;Q@4sr@5O4)5qw;m)qAiNw%TYTi{%AF%|rk2MJvYf$@ElixdRFKORu(tBrDvw7|W z6~|r8CUV7w2F^;)(jSns z^oNDiyay2Oj(HovgtM>~#sq{`dVUV}>pVG}ftHZ7!Az)-C<hzWM_v?}KCrqWkLIQ^yfxD{O~b^8)J!0iqwB<_Epd{6jQ4`@hy)=zwI z_m)z6UpJnKEUFWPa&4MXtd5+NE6h=>4J*Z(2~Dv!w<*?)Xo@wd{qy6l-}l?udGC+* zpB|>4csH|LsW+%CrM_@3WtmDh`$YfN8!Z>gO0BtCYp&Lsf1*?N#?0YKD=So<3YDiq z<*E2Yuh+YC0LNOHcbkvzyeWf}c{h7MIXl>Yx_J2P(f+~7>5*^zX4KiU{nPXPr(XHE zfbx#mjCyf=dVcgWKxzhgdvcqSm-FWj4<0Io{w6F$O@a$A8JwMY*m9pa#rBJK#T=~vdbg=*I{Q2oo za0aY#p*e5~=bZ&>Twoqtgn4JeMVPm(kAJc_JbsbHr)P&@Ob}rp5~7hBI7z)jez0m! z8s@~SXx21x11EWqlRV6ce+*ZxDGi*IK~BmrC*HMW)hC9*364#8XhI`n7?|L=gohO(=^?c(5LNh5t31@|RH-WM zI6T!EIz9D^-@`-in*H!l9TcSt)UnowTI&O)3r;oZ!VXg;#P6OwJUl&9zdX|kYrTHz zo$}P`7g?1bogIxEg&8j|#}7{k!g%!0!zcUx(K_9Ka_0y}IoJ^4dGwAg?*H1$r4^ ze6H_hfc1mtXXhv0rOQ=!%)RP2+Fs;%pm{w_M9xOt$Ui3V%A1`obLYQYJP>70J{^K)PL8W-Lt832+1^XPSdR=hns zI`A46E6Dk|j= zXX8zPmRf_D%*Yuy8)pKv)T&_)&laCBwa)@G2f*R+!-tEL=c+jY?D64wnAWPskWnGz zOuRW1QwcQ?XzU7UKpnl5h8RiCU?WvCqe4|zRIZ0a6IuG);ezy@o4QZ6cV`e+d_ zOCK!^cBume4bvH=vrA<mRc@~RO4SE-+=fwg zPH#|_ri9GYH8G2wdI4*y+yc@u7F+cZI@4LSs?D%Lsg~6mrJGe7l!bX+{|G6u<#fw% zg9x|N+aBY}|7WPMrHPWD{Hc(sLVU)p&of)*4v9FP)io+m-B|Fz?F=byPO%Dq>opw~U;*)xM@brt=!(jRhYc9-jIMQ0Qgg@aXaWPqj4AV~6m5Pey>2 zPjD>dN%<)Mm!tDT>FW~?Wl^c)eIzV`Lt=EXuKP;1StfW z@Ebg?ijdc|2I*eY2IUopH9`l3y(ULzhN(`*1)Q@F10AuZ3D&|R0T*T8VY_x4IZK_Y zFS1o-&=6o=IvUuo!I%%FeTgbo+*g^)T!WJ?h3L7M=uCYaD{xpC~Ejsf* z^7IDM$ft?Nf?ij)ESyNJ8t$OB-V~^DZl-*ht8{afu6MzIa&-F0Db?(T9IP>F!odclwnRzNb_9ai2HPk- zigyXAvbD}M@aGR~Q41wVUxr$0)>0R?>0PC6HRbUFQ45C#jFt?sRbMC<;xg1yvjL+* zHu(k0&Zy&S3+Pppmx21^+@h$@(hX3F`&_JAiT_*%8hKRWK^G`mI$Phm+$QIcCJqJZ zUCJ+$G!39oG*@jJKz%3jB9mH}@G{caZlh2Lm&SG*g+gDZSJLg$7)&j3NE3&GG?O$5 zg_`ZKJuU(?35A~PaFL`{D1@f5-A17hipDNC3WcR}Tt0w5RcNboW~7BfhYXlyvq;WJ zgFFbmF% zw2ZSunuKviTG_O8wWDZe($dvXGz#O4G*)gDMn}^kj1Fk*A)7EdinbmKjG&&yu$p=X z_a~IYutmwA!mtI>GZ-!dLtPQhU${gu%;Q<0W3}XkRb{euZJ6OJSV(whSa5EyU;*xD zR7hrLl#Q{_5D6{AWM086bsDDeOf58rXOyKg!n1d#W#|lbfC9-1PQC)U3TupZ$;TR_ zW-4qzD#yX04cZF9;RFz1K_9}<;DzkWb=HBFpWr%c4Gf1(Hb}i;fjovyrGaCj+c+C< zTDHSBwIKU}BcdBxp`3^dKufI}#*h#p^~qUD^%j#gNWYt88>KHl7Y=6z8X&iG=;tRl z^#+blUc?1C3>}`F$!Xks_k`usbM4ZQ84w7!bDf}aDr6=BLS1QuhQ8uDgw{#{sCr2N zK_=7%^q zYrj(UL4Cbp)Ye6ori7yK>nbf__zPH5i1w={sK+gScW6>TSP;q z@dc>0^;QW9M&~coZfw0tLR{G0)*J`5$+1A~L~RlxH0`z9`Y0Tx-*mi#TI;v!5Fu)9 zeZX_Nz^JkH7720DZ9Q7Qu6l-=`p7{;M%}C$W~iA}Q+GO=c1BIz3C)oIz12}xb>pa- zJIW|`j;OVxjB@8_8av7~m=+Kr+OU5yi_r`!qiJW<)aTH&3g-;9 z){n$l8)XzuSHGR6ol#>)g$6Sm%$I2%j^?jX{^NeL+cneDLjh}A;eh@HWUxnUA^mNd z20qoGzR(Iq^#vm#Udz;9;et{!h^RIO!x&-8-! z-V8JKiDAu|sag6&A1gzY|9o|?qMGsIK%qFl0|f*9GfHPWJkDVYBRsZ2l^rx+gCiMq zc-P_iP{jY-b~)s%RM$iUahf$OFcxeL7^40&gA&cRH6;}H-_Q$lXNdgI)GVR@*GN;v zD##f9KR1Q{9V#6E-@pQEm3aqXO)$I#Fe43n09(K?mzG@s2&x026?)6Gs}E0-0RDr=CqwkESRmQ{-@o_ZXvkE=4_- zqMS;RgC$Ch%9#}PNQxBtSNT(=NI8$99!F76qe!7zr+-;jj-s6Ut*2A(sk)O>zrAvL z@Kdk2>Bp|0Jvs26T;w=*9v9lPw==?5^|R-XA0M9l{!^{|xp%9I_al>(gQJ)tJ^~wv z1}I-9$_a2GA&3Bl025H~YRI{UG*F%g%4@AWOG9mR2&IiuuD8)4bP8%4`Ce@!)z=WFxDA+78!Da=y$&jHiJ7Gj_=^j8PO2MW>DA@EMk;cL@ zpfJmTg6sqUn)qdmbeYTR#u`dSKoo*H%^fI2#XWY_azNgeckE95!hSNFYW`21 zk);%;1tyeIF4l)qEDN`<`0VsCvrsQqE~{~$dwoS$s?>ZCsG4%UZUN}@y`|^-r{|34 z;^DJL`v)hdelly|*)zV_f9jnOXP1Cku(9$iCv-HXa=BxAklgB3q-si5*kDnYpI`#TsQhY|l$xB?-80UVC@%-#`v43zN zFP#Tk`NF@({{Hdl5m%7-n0qPr0iiI@j-Na`B_8wQ;N;1(lcz^d&(C)F-EifpUYv!> z_0My?xX_COtXKNiwO-sP#h*OeKh%oP4tNH9qgMR=`-uZ?rkN3#1*=}qpAf;dXxVUD zwa*_ua*wSjlz?#Y5erQaqa#lBVx{!pC$fC|tLNE!UP*ePBMu)wJ_;ffz~R9Y7cug) z0Ydx!>{+gf?$ML|1LgB|aM)k{`ehpxq1B*u@x$YXC#uSMbe_Ztaf%a$DS%Lml|p$p zm{7jI<@0+)db#@f=2aq%hJZ9GJRqceuIr}bRk+hnV0DwEAMkkp{NTsh9B=@IMXvYL zmJPZ6Pybq5HuzdwHYnDX4T`m8gJNy&ZEoR{yZrne_!?#bshF2qN1|?JpUBUMY}cyt z?)G!Th(HxuvD@WRI1Du4sV0Xf`cybMRW*_9CMk@as-}-@3~3*05-gW=Y2Rw{d&2&R z_N^wpC#Rata}rb>&orCJ?W6cP+uBMAft2<=d#)62Vykof*xfDO+2@#*_t2$8beDZY-oTPFcRak^oNUcg{uT+YA85MLxEWuY8ir6ygJ+j6aNxz zvveCcD?LkpK+e)17E*H%JKP;}9NUDmuolJygjRZfj#leDIh=u(kh8%|sE{ZMTVdIs zQ6T{nRG2B|kfnvd47?lWEnI;z@NTG1T4)#@U?Gtgh>0r$p*g@E6h9Z^4x{uD)FVTz zFNdlDB!Du|q%-mtbS8p>a28^MZ78jZIXc~mC!W_lguu`m<&=hNPn_|s~rdX5O zf9~j1@%^~v*cf z6L)zMRaHV$>U^XreIAunTV_Suq(j^Z#lA?Jz8#{t>6(bT%Bbt%qnP?QtB1Vrt4a8) znmVo9F&c(pjPf#{qNY#ks7nXBs%iVaZh^&FmZj-Pr2~DEqkp4rET*W>nzT=*cA@uSrT;vy_pv5)()t+NV2wO9O&Wil4^G)zsDG-HQYC2`bNjCEEdX^W5*X)P4H zE-CA}s~D>ZLFm#hYLlsox{iJr#$1LB*m?$Bni%ds*JZ%+qA90V#HtvemSzpqm~Y5z zpA2zZw()S4W|%7;5e>w?i|QQl%n^QMG_TxDitBvphwMuIXRf%L;wA! z)Q(LZrBj*p9cn7Bu18|}p=^h`8l$3`nCNj^M0M3p(OB^B2_skL@wIgIG)-w9*KL$$ zSrO&gNH2^2&GHeOoieSy!O5M9F1Im(+C~Po-#?&%WZR zYV!$=7ZnA1nK{Drh#BK}O1g1ut9%--r^RhrRE%yLwO!8~E~gIli>#r;lQF6Lu8s3+ zX)&rU&GH82QJ_KctdN;h7buA=rJJWBDbj1Hc%;c$$GTpj1L^8!j9NHB!t%Cmv$3Vi zuchKRZ>Oe8^Qf;zT3nTBgpH6yWicgb(hhB#T~Ec;&`xI>C~}+b~$sZYO1`b zle%D)y_Ob_Q<~HhY9mY9OiTc#6RS_u)FW#kzoNXRit{F$x(p4?+Carf82^<)E5 z*b&$(*V5uLO=1?)GD^Fg)u~E{sLrstnj*`}p-IZNO|GY6qzi*8!(wYOLkIf1t%@w_ zSzOz+E5<6jp6S%(6;?!?M{!zXtxhe&I}J(1a*QpE(NzxD)71&OG3#p#^0Gl?rY(lR zKnJv4l8*IM)l+jl>oMJ0_rp*}<0KYHUS$j~|5l|amZFIBIIXT_jPt4}r+#7`#NMXj z7z-}%a_oY*#42jzuDYH@q8pRGX|obtone8XL8%xEuFZ<3iE(g>YwGHvD8>#OGfGO- zbRJhY2V*`&MS_0>Q$rnJk8qV`+@Up*raDGf=eQf~Sm5L(RodeDb+L0^K6^u8n9>v% z52paXjCqWUQa4E(4PDx_0|xx;=X~}RQ)hxp#`@6UsbPWO5w%H*N0i1@H`R4gU5~q) z6&Tee27Qy_>9Qc9s~fC=D$j6r)2vIA{#vF}m6l~*R83T;xFi_x%;T(_qIRlE)~gst z@=B}IHLEa~h5;Yws#tYfq`R%YqU+X>If z`LZc%Nt!VZQ^6m(%)chbU99_-)wAg1IK%G8gO0IQb2MK*ibsi+3b`zfN_^)W?|AGx z^pW*v^uwGlTjbr)msFb8sG&S5(Ea0-M`O#x&0#OTrsq$Z+*D*aSW+P#eYQ$E}iNQo| zk2{@CT|!8tMJ-;>YS*PxTMd}0c`3qLj5vYKM92rdkat~&@pwH}Yu=YtTGbU+Yf9}E zbF}WdAsP}4tdzLbG+d8f=!&#!N+Ny3z*?Jk&S0ej5=@E=m#~Vn>(PY75yyC}+9*y~ z=<;^VaRU3403`n4G>v#ESE~54R!HcVu`aOfay)QZn@XZqRT{+-c0q|ZXaiA5h$0I! zmO@d%eV!5|K~@Pjj(s_{gzl=IxPkR|C51G075;2X$WkJhRg6=KYlUexFsez_4laWE z*-y_p$>XLcPF%zUAF%*&s3jDZPg&Ab{F3B)^a4f+s+PqAgM>w*L>DzhUqw@bo*+(J zb?x=&g}7oejJT3zhG!|JKEa_F7YoO$ZqjDx+Us#RDjd07;>~d`nlNXj>k=X-L(^lX zutH|#m0J8+&yoZOJ11@uO#_~9-eWAcGHJ@Tno33_ZX~d=v&@RIsYY43Vu@%^Iiczd z+(cZv7?ULFGQ#}U-&JNwmG?3G8Eir1u<2IMrs(=8!=%pQHk;b%dWNp7iYCv9>vb7( zlo^9cuaVe-xO~>LC6QiJ>~^Yf7%*?644;i)Q$t@5c*lhEnm+D`ANN<9-dZC5MRq+Akh*JdkcoSw;yvW_b=0(V8uev{f85uosB1D* zXcI=#5M@(=LYfE~*99A0Y}KU=;oGe5ug4f|r+OS}0*dS+VVYGq9yPlkQ9L#c%7x(C zcs){Gq*dP)7^AFiqWjrTVn>U>CiA+g`m)Hz>)DZ*`WnTU;87KmM7i*j*%;`eEX(_J zB1+D#;Z>yiy=Bgp4w1q-B7(!hJyyL$k??))KqLK>V%=3kTSkAY29ZS<5Vn z5Us9C`6^FkeaEq@rk3D+J`hOH69~0s6-RwhVZ1-&~Zi#r$HvMFd4We9&+~4 z$`Ll$r<)|`J`j#irFl$PV5766Soo4U8S`R@)1oEb!%C8j9q}l9^^(mRT=$x}jz5^R zZ4nRS6k`fp&q|WBf)HuTqO8pk!;ba8#@!@Vf(F168`yiLA!d8)%RL?m8=Kg`Rm2!! zpI3-|Qzi-FxVCSrDwlm-*<4QX&c=y>V$+?~rl^@7Y@9`Gc{FJmvpbqx(|F)6u{GE? znA)NiN@S|ei1{Z&*P|O-jL|D;{ckT>nwu&?p|+{4oXl-D`wLCH&kQW$^2lNj9HA_qutSel8rzY$_%)Qw}eokA|uo`kD=pK9P8BIyHTj;qfsC(FAB3d|X_dv~J>@bO2Ny zn&8Hg@B)!I3@2!SW4fX-AlDJMA!mX)+cL+kzpL17ecCr{fU=TL?A{O_OXc4h8j@FR zs1S(luCyQfbsAk_U~Cq!IA$3^O_nT1tzzi9xN9YR&Q2Jkiw2*PHZJN80T&;mL}Z@;BhJe# zDTt93q~w)T6BjO-D1jVNbf$4B{1Ft!CSd_9vB}sR#Ym}TA&jStJ=t=Ihz((3HK^6L z83-DY0>Q`;Kxri6woX3^q$X8k8TSLGLD4nvCOJ+`PnuQJ6MiDms~~QFl}`CO>1UD$ z$-H9)uX>WXa>+VkbAOuf1mtU|tk__{>FL1#~m0@L0W2|bn>v|%QU#DqOBVl@{MCGlOZNWeX#V$&Qv|BFm!))S z*O5}t(YYj1&;wb8U6HZJjYmlUV{X=;B~WVFAcpFHvLy71!@_1gJE!Z0 zq{|88b~6W2Qa4esh_P_=)Vxk=QjN1CpsoS`~VL?0FIi69PMgHTivO ziF-^SMx4e-Vjr&|h96>5Ltr zH#S!#8&iU(s9bWIsuC58hd<1`c1u>3AxTNQ<~#wK&~<5vNHC|-ku4kJ!|a-UXNkAQ zUY{(31r{Z#me|E*g%_7~6FYHJgTy)petl`n%A{Gpj}TgRo`C*WOIubP(7&=|C=tk5XanvEX9Hbleu6-buFdja}znX*sQ71&$@s-I~nQZ3=F zvP@gjqDVto9d`M(CA=FF5~2F9EZICw2P77qC{0R1nPwu}^@|M}9E$^rDhT-w4fK>vA~ zW!dln`Ugu}q7u;m4C~F3S_JfumbU#Dp#PE>rH1V|pnq*?OFsenZ!K+!UqJuUWlus& zIB^N+-&xxBEP?);EE|@sFQEV8(iRm0`s1bT6b8_r0JZEW1N|FI+pagze}74~t08{{ z=)b+R$12GHMI+A>do{&i9ChU^%i|IX5un*j9RTiQ}(f&NDb zp(VK$=zqMl9hLz4)1~cr1JEUlk>x-F(4Q@BdpJPvV3u39yn+4;OIvIT=toOieml^A zb!p2;2l}rqZKv3P?k;U76@lKzD7Bmv1NvZT%OwZ;uP<%enn3^3(sn8k=x;A=N3DQ9 zUD^`vf&QUA#QNWHhBjq~oK%4!CUrJ1J2|R>?@5kWQf3+PgnEw5-*_V!v$Ki)Q0eCP z798=4iR5QIFZ>j7KFB_4Ii)C@;S*_iMZtklXQ91W#|{CY z6*m$9#7C8czJU#9tgw;|$rx7^C;3fMJ6jCf+x-nk=u)6+XBDV=OD%8hl(!RMd$E!P z1sATy+pY$3pXhITsN?)Z+7K8ZjPhnnuGpcMnP2zm@3}txwcq?JY;?wKYmI~(`cyXU z5dorKY-M)jJP-%x)U^a2-r5yALhf5PHeKR~Ui^dYZ*l^#*vE*2*|e17<`Sr*63)l4 z3q4lEjhqC?PI=CDHK7^~?1+t?AT0R)oHI!|q*WI!3&+nkwOwRst`>2boA#^!-!IA@ zEBZK~|Mm9~x@hsHD$d^E5fKofBRiKAi(kkjH~1 zq*&BNhI{N_Y_PMPLY7!pioYzG{-g|&_@8rq0G@tT#yAzrfh+@J5bTMF9Fa(e2(?hF zh<35(JxUHCFb*S=6w2fqi6Ie)qElgs;3DVWNt>@YmMuvrgl;4@LA-~oT$!kH*o93; z@>fXaARmuV9I&dDENooqieLqmlI+QmSiDbC2{?ws=1e2JH6&PxwT;U!8!mWqY`Bn! zLa3hfU`~@V(7>4g__b}02g^wY!uP-$!hUVWk%5f(M&_E3l|%{%Z_0iR!47s|=Fn6_ z40xyr4;5}NwBpEYG7$*o2s{18ab;X*f@37tp@JHM2@+{p7TESxOl}Gp5WwgR5&#Gg zbp?r*ax}dxr9(<=<&0|vNTZR>G}-`LoWUhBOQuoBNgzk9V@L;ygGe9oN6rp}955vQ z!n{Jl@z9}0?2(iOxrtyR9haWQ^XzaxiPR9C7{~~ADTi&%MG_5%=D1J-7`X?;mDtlK z9FpLv6Yh|p#Z`n6#2rmlHhB2&qU)inNsA9)2;pt#k;nXyU1yIdI`$j-~Jc5hbQ< zC$XfyA4J~LiCI+>z$KBAN;8Q{^o&2zMcjH07qd$OjAMEvnG%~NutQ5R%OyW=B7Q`k z65Bs**EworOCpg37RWeZE^xv^vdReh_#-8^%pr<~F5wSAUVN{<(8+zBN7@H~+T&mvr-2>CSK8Jw17UCNaMM z;ql{R?vnrM_TQ#&{oD6HIF5FY9$y6R?jOFtck=k?bpPr3cFFq`L?7&*9`0Px!a|CTWPW()QIma~-eP#Z)fRgT&TdcH*|{*xS8B)? z@#R}O<%{gRFC{zrOrBYO6SHixZs16E&ygruk;XP**N1RepJ>n+1`9ShXDy7fQp6X7ikevwPtx&iBd+8eU| zV*St0@x)@ZS zR-E6ANo`Y{2lY+NvgGdRMiLr1fJiWyojXoPy8Wn(XqIe=$o3LHTioh@|HIESZslv0 zspT9X>g0$K2gu0cbP>C*E^Ds6W6!wHDz5aJGlc^!pK})6CiLeQ2H$R>{JUL?|NLKm z$rQu8hOB~?Z_euNuJO$g_E0mqkBcq)LC%y99Pj8j2p_SlK5|r=?CV<2MF(g8O8)=* zXP@WH-)^D&yIubO*hul$WnuhdGhlyg8uIf`zAxg-w{N~%Lerjwf4dQHC;mn4?8|vg za)TsgN{;?;GMW57&dAJnlaM>a1wnR|?otLnKa<9{P;Ga&53`I(Y32GolKv#$jTKE& zj7Uez2A;4PxFE5rw{lP4Trn?hzux#qKG*G6U#mo}l=&!RKs&5*y*^*P_;s;xzee&naIZgCZEz4p?up_h z3DR!mb{@H&fwSD)zfsL6=cT_DK30Dv9nSBapD2eKeW#D#_0HG2cevQ@3KQg7U9-=E6}h)@-kbOMB_2m= z))ebMuhJ#!Z{~lx@Zk;nT?F4;HXP&RzRy9P5Fk`57xr@6l~b+U<=t|clyjbP8kFmn zxa>;~6Q`|gPm-9x30D~|i<{B)2bK~L%+@Q$){ycKaE95+jz>(Go zJ~?>HWx0*qlpEJmoyh@N+by#k%jN#Afh%pJYLe5tBljorRxj7)aRDyZfaeLP_kOlB z-MT$4KD;xGx9{EhaB=(2&7EId)^b`~?y=+!Tuu@5z%Q3Ba!7mP{B6>5vDYY@y;eq~ zt#cO;C%2K7PvqhlF3{ovGY*Nvf5m0K?nYOxFH5*kv}wm-zV=VR#;ZDi^nd)Xf0y4f z;rid0Yri5caAfa8o)+#>c^IxF3_kFFbTYc5-rN;d_VVCyEVm?1yzwYk19Cqcw;FP= zo@?XedSEVm?K%0&{RN#|AtrC;)?6zcafce0A9Eoe_l*IQJDz!|p40f;OizPaZr;nd zAC0l)OgJ~R74AfM!z~DMO<2U`_Q-O~(~i7V%7qr(I?t14oN~^EH*PlKR5p+Jak^Tr zF6Oe)hBrhw)y!iK%!)dbll0P)ubgdkeDLbkM*gnQxgxi2_`dN!{x3T_-#1SpzS&gw z77m!R+(W?q_`LedQ&998x9M}dzu^u{IjPQl2BUko(A9n6kN0jEMGqNDxoui*@*h&U zE|_aKIr`mj<~(N>aoui&dpPPT-+5>LV?KIDLNk3Vpk7){-j;xg3%kEry;~fO9S$1Dm(-5IW-kVmIVUL(!L!r)yFGW&QPi7R-! zS@~RLUh$}XctxVTnznhn{)rLAXckUbW(q@~=h;PLF3!9fsD{t`1`)cyi z0Cu$8a>~a4!1ICQ#N!6&{m*<}+WU4jFR+p93nBMVrCjDNks(YZ9(L#UYVK?0N_(!L z&RHXQ+xq+tRnsK=qiK}~BHlMh~M((`e(kb3tu5YR<%(H}RgXns>Kq+AttC|Qq;CAp71+XhQ z9p|4cF8Cq~{FLuLJUsC@Aw~Y$3Ay!u`#zR2c+)A#c}9)EpBy#=^(+~rtsLp4OX?2Jdzu~`a~X_Cpy z1_RF$$Q}5XoE({szkG$UnWq_n<}2uSZfxUjbCfw(rr|1cjUJgOa`lj0tIq{;m|C-Q z3-PN>VBQJh26_B_CMWu==3z?r0y8fs$U_1nx8BVMIb^omo=N$-8&h5ZTiQGOjR|a9 zTt&9L)qiOwFxFPbg^Ika!19JYK^_Y;D~ouxvm`*soq-jufwvvrf=@Mp?PIf=z}Mk4 z;TFXMp}43b;zrz-&`iyvw2@rcI`ZyFjHR@;;jT8%d4NxDSwv-Yz2vg-a!AeVU{OYl zHS6Sord6h^%=35A!%w$R+dKP>d2X|{zZ&zL1T`M@B&VAD@|fo-W->8DULoe?8q|tsdFGYCHf|H|Ra9*J@H~t2t`Z({BFxmvi+bFfMo^tgOmVijKNjDh z;!y!$eL_F*A{Q}Wx$%@(ro0E!M=37@7CG0A@;c?4P8d7o-#a@!_}*sEXZp8Q?;Tpxch+?EX>{OW>N5_u4q zKk{^BlR~bt9e7wLt1!Q&hA7^$jkze6Ylowj_!c^reF)xWAcCJJyh6s-TQSaW4Xq_h z;$9}we83yeNjGq(HxWcUP!cRT$9gDudlzlf5xuut#KS*-P;>v zFY{KvAU>ME+JF2QDmFoxsT?029ld(`{0Z4U2aB`w!xage5Q%hf;rM^xq~uq>!?xMZ z_pKTT?7HDQzW$IamrJ?$npdZ}ET7O*ft`~f{c_=S&gI#>u{DQ;zwLN<{ReM9+V+oc zEV;KCWy#ZF>~|3b;{ZH57I!J*wWNxN%(#bJ;#T}N49gwbInS)hDY8^{*h?-I?_%^< zLXHg=@|Ve!Y_`or*(~n1{SVul<6;>5+qjjsk$&Btoo_5V9>wBw=OdXUHU*cT+FjHmyAUBOAs&~-f7T1QnXcR{n$ zOT?eO--dV1h&{58uzEqxv3pS<$e}PUNqj8A_}wjG{4Vmmqsb}bz-{SVB`QzK$yM>f zAn`inMRY0Y1Y}dpM>*cx>Pz`ovw%3RcDA_M5w7I-DOxI%_q!J-?^a{IQ~L_-{ib8_ z^&jTV05k^gA!VdZGxgHIinEC#CWZd ze(-?*{667fi`O8ZZq_zme|(z7*q+G3b0r1ILS%jLn6KQKPB?=nTA5+w9N}zLLq6ZU z^P1t$U@^8&Kj|uY|8yYtjtFbTa~6`Ff>AAMqKkOEfl$|2v%@13n@2Xe0iM?z%AsH} z?)qLHiseT5hCQ=^w7EDDZBp|*N}98-^42Z$pI1dB!4Hq5;q8Y85_u+@Pghv8u|<-k zCe>&tBq@$pFC@JM7bBIb*hOM*Z>3Ra&qcXm&9=+U=elNF<;b#T%M7_vOTYSSwo?l4 zUtw^+B5O8of0c@%i@U&NoUjDDTD*FmZ;{u1*hLbPmj`|Z(kt2Du34$cawO6qHajK< zZxs#f3W?3W#B6MMJB64Dd%hB@WijSe9eG+dAs3OI;ewr$CHab3nvycgTdPn@$QvbL zjm@j9NqgSBA$4w@2lFoQYF@K#L+M+ijDr$dvu%Q+uGuyrlC|Wu?p-<1wt%2~daY}= z-GRnd=ZSBbS0s!Qn&cflGAS$4f~Q1+nq*|pcV@k2_|vc1SD1d%RkHiRoggXiLh~90 zkBi|eqAPLNmC4Tno}3@lr7KFC!{yKq-b|-O^;IR3f`tqcsrK&94p6(sdX*Jdnr13sGII zJidn}C-0sI{d(^GY+DIs{5+c=Hq!LTw|NPXb3}5kqu{wllq8|mj;9wf!qT4j-cZMr z>~8SVVM5G^BPjCvU(WFc)F>bDmS#()8ixkv#~kCH^hLHlvO*5D4ER7TyFcvnj04Zr zlg(I)4M#>Ei-O2V!~37|0Ay6lZ7_XFz%#8#V@RdxY)17%B99jpAacHz#~e!z>=3U> z6OQS)ofqB{oZyY@NcYq$$DCv*FDC))ryM zq`k1EVjGl@MQ9VdEsOBU{`rp=r$_sbR~sreN!uc@6>wgW7)>%glaQSpUU@t}K3RQi z6Jb$L8=K-g|L7m`pMPN0t6<--M=y^CAq?)dDRQ2m<*=RXPH_Jcr~c45oWSd9Y%)@X zoqh8Q!pqjr9P+)faE!3!HY-JRh_Z0OkJY^yX8yC>kdk|X@^dt((B(vfxz@KF0_1)7=Cva!>!$o%d&ZeO^t7@d0PF`zNtZ_J2NM5 z?qxVZzf!xL@w}PhTWynqSDS))?p>jMpK_CGQ}Jik#w{&$xs_W*S8nIezd0oxtZ&9$ zeKfD%LHPOiubd?x+Kihu_4`+tn4iW$SRHcSOhvP1mM_?hyMj?j`b(DbDmKeQDck?t z%U!2D%-nD$v@ghu;bu?lGq&q`j-Ie@&-r4ELSC3;uMRVgMF90*v$kLxFWH|js{B9IOWU|QRA+dxO!Kz zKgsuKE6&-BQO_nZkwVf%n~IkNnyTh7EZe{w9|o4!&5&}9AI2i#EiyVJ`BLs&sN~&& zxKGc;bn40^bRVBiy}145MVj zsvF2_=Y}1EimNq?fa1HeJ;s2dO)z}cig8dvwxdn#woJdvwxdnbwg_ygS7m-|yD*{5PBmc#ixt5LNh{~L-v%~q)% z8-_oLWGe)#nY$&}N0E8P4Rc+|LwI8|hilCn+~~lp9AgfP z)um8mTd&3`mpuBc!Xe@UvU!u_;s*CRs$-X(uZaC9a{{~A-mcHhel#!5E+)6pPyX2B z72CL_u)Z?(gnXgTTo5okj^_a;{J!ncT3*-CNwZQ*(TU zfaAawE4a;F7hKp!x&lw7q$Lj}jum$RNzUXt1L0C)g8R>P8O>WZob+T@Zj7c;&M*xe zqNJO+o@wOnNG^@!6&B2BcP$RrZ>+BAoJNk$kDO#>4_(f6rX*319LXSQv+Ad!tz)@y z%*unTl+sq`PuNI<<*@2l=4s9ynUmbQnr9f}WCd__Vapi}ZczOH*}I#b$b2n$axTupDVNh)>{;G3<~)h~ITb#PdXC#8Y*je5tH%GVHFbmv}knKKK29 zy{_xO+}t$H-gWoCq>y_g(|LIx4p?cSkA_DUHkj{Z)i; zYIi8V3p2Ti{wg8X7z+Rus#H{dF_UcgK&JEzE??p0f2->_3M)VyzXTn@EF z$^U@Ex>#)24N^1!j!;wM2zF-?&OUS$UD3b+SmpA1*L8WN!&<-6XNR@Ub><;m-qhcW z!y4_+wLYW*QVy#Ip+S>`-_~>45;@t?EPmng9bEpmFMC+)AH{Cx4?C=Ynca84}buZ?H9Ca1#!RtM9OE7oZE$neSs{b`f&MJUjDZ)dsyoq#mgL4 zL4sHTu5LO_^0KA}OA3A|>*vtopf1C|bv=o#M7E=c@O3nxT+ItOvS$P9+AiG4=gJ z%JWs}&kTf~>l)&PUQx2eqU$u~>!IGB;diJ)!xA z8sFjU(j>YG-`-_JFJrf}4F|09t<4V6Q#Mq2x;)HN+m_$GE4V60;}vEa)b7gnj0^8p z1QXT|)x_aAzw+~cV^>c%t)T%+62=R5hV}vs8ExWjJ~yL+ zkUO=gL-uoY(tdTo>hDg_u$ap16n#S&T+Foe0o|Q{!6!AF6()!y)w-QAiCx|A1J7oMb*et$M24;&b(xfbQ6i|R`^hQP!p+%y*VezYt$$}FvG`4--pW-z zJDYVeZXW&let!FBvzg9e9aH4vK*ZFD9Sh>KXptlk$FRtwnRNR6%FqAJtDMd1)!!c> zI&7w#Ef#pxG#mN*Hm!!1AoggXBwz*wUmbY%01*_;>wam9fs-|lz7#z)N@>*NmgWcb zatot24@Y=dbBHh`0w2@ITZ<=5l~AG8)1h3`ZrYh)Thp{8W<52y4Peh$tjtV`^p}LB z6gsreJEE7HOf;c`Mapx-@2^+@k8LeFF?$Rbk^Y={T{MHk#~G3Z{q))MJMy0Ke0tjo z`Ul>Z2XLP0Y-C`xM^#WKt;WwL)JXJ3_$Lo0@>SzYD~n0A?MxCsF#QHj zA(+a-N7g9$V99hg-~FiXKK`SR{%eU&KhjpQoFcynw{K-hs<)XqhFFPgnQ;{_ndsDg zb=C&thsxIkUy2A`T%IaAx&aVKI~p-FQJp)KzTPD|b-`5j-GFsvqW_{8iueD~F14vV zGCq@Ex;4sWzke<1OTP+=kKIvVvg4Z!ZA43CC&UlUYB8h5`1i}z?XD>V7Gr=XdZBB^ z3eSa-A*S&hY`xJ*UiK5skX?i3_J|-J)^E1r0b<-5j-N!Df=kbH61+nYFCsYSa-8nH!*Wh_BvdC<6{v{konXsw#Jt zhyAt=mAQ#3OhV_?O!jWDBCo`YD#CR$9+e1cnk~7yS36Yoi@4wWgW{59t01c9LE|A3 ztz$aPOPn*US=_Z002g!RyWMNpp_(~5YKbGV36aX6B$G%2sd+`>K(ih0;?>rk!ek}il{#Kwa=ZA_x^H-aphq{K>_xtVIO<51Nv;(qTBI#gXR zr-q^zrmF5uTQVjKdN80u%F&^HYI__G)v#cnN-I}Kc%8&t@JHGhr~#_&3mC8Q%&6cZ zkTTwEi1*_|(UMQ{rL6=KCUivwn78A(2@oNxk|iy01Vf58 zlL)yC3HDDjH{0lr(ErO&V8vcuN(5v~Tk5r>EzL?|tN=%rboNyF&F&=>AP$I>N^K%A z@7Gh>_;RvoB(tz30?H89Z*`8^r4dh=OLS;?M57`>OZ#B8ebjr{fxrSOM?E6FcCfXW?qMHff>;gEa!2=m?mV^Mg z!yiVVFvsR_!V%ELKtd2E5W+KEfubdpCBltJ<;cya+_Ewv6%a6qO(5pJnV;<;#RSj!e#6wrEGhPM0&o+cex?7S&bv z)mfG6=^FiDq^4$ofXi-Zps!Wi(ylRy+}t19m^VSyI~B{}_B;D;z$)Jql+%8TG}F$Ucx>lr#~ByV>>h#NvNhuf?~a)bFf~Yp}KN)=l4RARv1Q7 z!3HJgpq601>PlI`w<4;M_Xo*zV0M{Kj+n7q^_x33!fQysnN?nAwzAP-hTxV$(R!qs z26~GV*iKg4O#9fq1XTkLrAG0Xms^O>GK&c9PA6O9gPPc`=Mz#An_I}pyG-XL4`ux- zpB>6NmzYO?zLDSlp=?^^-}NkX)RZ6As*{FDZd5XL;~*qQHr$Ir)$2Qy^~=6LJA)3T zVISm}$vf+ds0)X;V%jR5Y3L7Fm=1aLB@d z`T4(j8BbZi?7JN{#5BHHncpXOnzkLurHl_2VMKtGyeG1Mvl(I38b~08xfbD%r8ji> z3rl{rCN8*@NX&aU4&{(W5%!fbohMKK-b?g!d@2v;Jkwb)Q+=bwhqEGZno=$RGwYz^ z*M_RXW0AqC@2On(a|6%7%e4)OuujblpeIe}bY;PoP-DuyQielM=aUaV`lG)M;gyVM zv*lVcvOamvln6kWf2OFy*KYgew(FB?yi{+e?yIvp(%J21VaoOup;+E;?2HNG7E#?= ztd?y%(m%YhgJssQv1I<&Vk8Ye?n;6Y8v+xPW&sv6l(5%HgbE<+HoUtl z*}=w*)P}^G)C~Im22E9ugeN?|^7DW5Du=Uv`Lm9B4LO_!TQpN=NXcADk&vZuW(%=y z7S33?xEJFb@{}}S2Y60I3EmsNeKL;YN7;oTLWji&UWlNKMP0sQ?yE|%jA@0vr01+( z<+HuR`=D`AAI`!Cr=-I@x}VVkM95J!^cmJSUa&1 zUwl!!=3n%WodorZ1Zf6~dLjS?)Ux+8V; z6%=wK8Ts(jPsX4*`wOW%zjug2*PX-NhyU#H(?9v*pqIS=@w$^28!gg#mOt;6uIRlF zY8{Uc+-{tE^;?R0H3)Os3E|eNXS(y8<)YDhgh%PtDn;NYJFwxbT-NPhs^=rUcikFS z)X$Ra!e>ED_{(zI3EVf$vR^Pq{q&GVAKk@i1SB^Y0a^161Opc_IpYGsiiXA(zGI4I zwvETyRSC*0yVXbC?|t`UHMu|js85%)-em1=^DWM@qeK9sz$58{>ii0_nSP~LgPja$ zqFue1CE(b#dHt zhLtYaW`VS*7Im~U`ak^myB}x1VVzMtx~I3eCze|pvm|0epmdjDE13*NR;hEJ0st~e zH{iw>O$jaT${5zY#)kdQ!G;})R9~=d!iwdb)~`)rx~`ppH0=7=6aUm17r)Tp*#T?* z`q3)pZ>x7kxt?3m{QIAOUcTvtP5;{iZ}8r+r%QCy8gdI3HEF1IsU1iJqKhFMHVA%% zzOvqF*8H`XzKsi4J?OE#Zt3^G`r@5bNBgei!q~|p&o$`2idgtf7)=S@C(el3e;bZCdm%Ya#Z~um*-~Y`Q@3Xduf3HZ~A6?aJyVKJc?C6o^7r!|D zuY;fKUwQF8SVXP2cM)(^| zsZK1m*nT)@qrhPC{pN%X6{W(n6{iu)=p@L-&!aldsAM#G+qj!)GAqM$v=F_`IAR32 z^zmt0sEaJSCh7a8?Pt;ayNY_AAC+(#Uyr}rcB7GT#)?1UO9Rm7l1X75kiM4qSkGl) zG|`pbsX;?70)W@sOy-EUSzM9u(9@KX1MBM0Hk~9lzD7LaZP@#BW7ailTrXpe(YDx# zY-g0&Ni2wIyQJZ>Rt;oK~R24xwCdT-X*_OxzUgE)FZpQ&lBs8)X`U* znzH@3)SchmxA=n7f$DYVaQER0;b7&-i_Lo>eEXoX6q}D8C5hj-RM$iYSa&7D*@Q`< zCkj;=IhCbXY=s{?g-VS@8ni=^Z3U!#00b)EhvYzrSsd1fTr{5mnF`1J)*40&uQX3>;_+3 z;#?iJm(6y1q9vI1SIx`)&hrO9eg5$AQ6}=D>l=_*zS+dN{=O22{LW39dUS7>0+a#w z_vRDl`g{C&Pn-wd>1jlF^hn=G;ykQSaC&WbC(iY^{Bx2x_p@0Ckf)>C;e_hrN&sg8 z6wJunk9xCf=V{lD=8H{BD(A{1HK{H%hb))FiSpfgf&;0S>}}i445%^4#e_`nTtV`ht_)3jy%l|IzHO9i zOW$B^{@NDxlWs9c1YA`=UZVLbiTffz3w{5YD)JIf-dwj1oh03U>9TY_{cHI$OchV5 z;Y%HOu^_)nJF^|-7D(Vnj)+6u0P;`UsjH-Tp#)5jt6i?-%gO!aGdQ2R1XwsiHdBDL z53uoP+iuh>WcA&RAlN%5$(P`$h9u5)Yko&mTlrv566d;|waXYU`K8K@ew6i|C(d<8 z>gX#@P1!zit~rP%Gq0>MpJ>n{;Q$Bi>a(+FDbFG7U4{Mal zfqLRqqtT~ir;WryAm2}Wy8a<)w+B4Q(Otau#JTSHWG(kESI)|97kabmnW=CB+^#X2 zK!9T4N28XCW3j+3!DsF24P=#`HMkRrU6W+UY#EZi+V*Q@)x3=RgWSoCJSciqP9P!H zJr!8>(i!0S<}g2@dOR`FcZfqWcvRRJY`7~x_F%0>(N3IUUG=;6?O{CeQJ>?Uc5?L& zJIzDyFf+W?*U(NzQC>^|1-VW5J{m0))+TUG%ZABnNJcFWDBjbHewF08&N1${PX2fk z+XrNEG|mjte!1|lA=IEG#RX=2Ms#-?szupp)!S!;Rt9uN*>eH55gY|&PgpZ#CO({i z!=~RgM=xxjv;wQQ&)1Yd+kpGmSBx^s_0)8p2i@Q|C4sJgEWF*DO`vQ2#64H?)t%?+ zr}6WfK-WLJpZ5fM;GLdEc5ga?t~MmYI?sbP@XMN$SL!?u1LM;P={vfrSJWWWd7ec) zjfOmYCT*e(4fbhLUcv=q@d@F>o~V*!le#0%BKcLL-G&CZEKOh~@r?Gp8VedF(3sO4 zop7q_B+|Y3s?5Kr2jf5g!6zpnz?b0hDY&;cc>M8iRp9aO`to@H7a;k|CGxc?L)IlT z4tq&6%8|T(IS~s>qLH~QQ>E{^9uCQ;TZj6j)qp0?&(FZ{7L!C!h8a?X*y=~5nD8=? z{JO8UCckt|Xc#p)kkk$*-Sk9~V4+Gb+8M3|X_$GFB1C7}Gqv1+_C?#%o-`=o@hJu0 zk#~Z^Yq;fN)ftpXAPWpL_iZFI!u<$6+_S{%P#N(ylcKk9?sWT?nQJh~oD$m;G{8U; zW2#fi@HS%+TY_OiNvsi3JTA&=oEpz~sfx1dh;Nhv$`*r|M6C^us{p&A_Qx_%FK0KYsG~(St|Nzx(Lf z^ZW4f_caF|eR26~Z+`SAKY4x%s`rB{Ly4Dp z3a6zYjeFk^S4MCfPYi&hrgfmr9WMCZy^C9qH+e-=ecg#Wy3Z7&t4kru^qyMzC#sk{LzkPi7{=R+(m#paMr;mGz zM+ScQo!)w?gO7RfhR@$I_`d($SG(`?D|iF99}3*vw|+~I8}PXQo!52S`Sm+)`QC32 z+}kgk1pnJFeKS4?emx+qN%ORy(&=L`^$E-&MAOxR9cdP{%{;mi0VS_GX&_O6pqu&j z)>QU2=F`>4xO)tC;uEt1zlLC%%|MYStDp@@ZD{#s%%Zu^vW&&dENS1i1&fAomcpfL zt&1#4g3Xpot(vi<+^DIflymT?^=c$v*_ta!RRg$gh7Z_|eW$U8vqkLCb&D<~PvXUh zZ}?G`%JdX~Y2@a%+0yM<-KI6~^g8bp#u%K|)Ghq$i(hc@h|RVz4g{iYh*>1F@eYYb z(=b~SK{D#+E7O{~U3HSy)E$zeY~sj!?9+(4Er0YCw}$xE9#$U1i{El^Is5AwSDn<@ zp;P}Zt*I-B`DDnGH4p428yJ{Ze@$r(i4EM8=z}L3YH?Fcn_OQ3z^Ipixr`>eF6F&@ zH#c%QXnpmxrtZY$sqJ6Cd`&A1_?x|!m9VvXWjHL%DK*u0KBgr&UY7D5zP0$Dy4fb> ztwq#E*6z2_o82zpW13A$NItM?=r*b}r64uROu!kB(2Z%0pq_9OG4Rw(fN7){q@hzO z^LEv>o!dZzAy>c&E3q%pnT7JNrAl zE2JBShy>!iw7TMC`YvS7n@x zvMJ4C5akHdEZbgNv{~rxCVc92)4E+)k zrIiV3d}Y*23ye+U%OEhSSLx>&iDR4%I`n)VR9=*4=`&AJfQ_**Z4bUX**0;Uanlp> zA~Gi~3aw9h*K8sPzl{;6i{(+``)>Nz>q~s=7XCFRzO${-wF}a0CO%1gsnA6v-IT`} z(ZD5CJsiVVCcbsM>Ll^4J0wT>=6T{)BylT(nDkX=hVHZ*LGZrIb#o(kg}|@c z&#OCed20LDn}D!_M~~rnw9%Ph)|>nlpawM_G-~z74LZtB3aT2y>Tn>}SW}YxfEx?S zjOwI($GFM2^*x_ZmiRxk=gK7c4Vhun`p~qTE48O}k7FRXF}iOw+m0iQ z;#GaFNWM%c({3de4Zuu=Fa;u*_fBd@-9zA$^|M`O-{+)*p{tSN3uuv00g}iBMYnofKFJR7zEK<)A3`9D31OJGPxn_RavEdww z$069t2w^lyPR$pFAIt$jyS?1QdqUK$4};iZTjfF!g;t?k5f|Ogky&S8b~}G?y&x53 ze1eMoTr-TiG0fFcpf%683)iM!q{W*W*-{dMmTRWnV$!xWQ1-^!Xs7k8jaFu> zT0fntoXc1RkP|c~kCcw)j`EWQy0yaJ{-=xj#U)%{r662>BA~p9*-`VzS{olHs-279 zu!aG<(*OsjHK{2L?~Fl-)~uULLT~2pZZue97R;RJSX0K`UmLGEUl0YAjs;Sylb)GX zT(@`NOp}6%I_R}N#E6PMvYgI{MUGsi+|4jMvGml?npIIRTa31Ijgu@ZvF~ZC+?=LH zS~uD?OFtc=^ZxbT;cvd`&u{PF@T>m(b^rSf|NB?-@A$ocnm_OT^7j-kb?!$2!jG~w zLBmA*YdU4~@d7W+u-wVQ7Wnw1)gOLx|Llytf9cS6qx9bcipuclCH}UK6R&Rk(*`;k ztl35>ht|&g@aco^{p`{6A3b>XaKMqBI61UudG`@DwJFUw3x=3JQQ2|U;0{k_mdT+R zkfnLnxbBXu0u9K4rqkTBH$`xxxmVWrTM{@E0O-#VBKP$Ux(d)LdbgPcw>D+0DUj-g z(aOsnaNB{kYN@_hwTaQ82$*ZNp)!`Remi>(#(NNl#U6+%os@u?YwSahW-{xyHeXa@ zy*{Y46W85lt%=8eAi~>xWJ6P%nno$kZl`kGm0PJi7zV+OT4-|={KiI|8$7g1VNp~dG{FZ`RVVy?D7(XyK!Xoj;n>cWI5Lg4$3oLMRY zMax7ufy%)Q3T3bCo8`U<62JZT{|cI(Kfp$PcRf>1p=pi*Wxe zM4b$DrLhB3BI)0BtXJ_MYma7=H`WMS05}iqh5K$qyb@xOJ6sMMr`#tPAVYENN@d69LWx@-Y{jwt|3beM3TRZ z%xLC0=_wl)7=A~`4`_hHWR~YQC|H2bMwk_SFl|grCVQ>1lCD?;5yup?vp<~2{`(&% zUN|gMtn$Z?zxVvBFbAi>AZRXWiUNtMILBTAlM%84$?IJ2?@;RB(q5 zm>U>j4;w`79T%2 zY9@1m%PfBX@VYte@BKIbq|z50KAJx(FKYjhYENE>%s!M8bvRA`tbEC@|G(d%R?7NL z;yV2Gt(g~AzT{nsq4u*`v%Hp<(AEr%F{g*4W zVsxZ_^VKuT?7D88(e+Yi8Q2BDr7z!(Y%>1fg*hyEgiCZd@aIRViFM* zQAgso^liG)DxwKHT=su~IM&HeAYf4JOO$Jl&KMPFWw-&Y9)Za;$QlAbqFhPCd?Yf{ zwi1{2eqDV;24e!lC}VH0*FulcN)$KZK-p~k%YfO;3QB} zgrmh4T5n|UQS{+uX6bI(j2oc=>OU-nzz}(VNqi{tTvzig+f5$9+a_zL7ya#O1ALzR zCb69vF~*!4z&P&aj9A{5EUZ&PHO9fW&0W1QYh21~qBmwBft$+P>cW1kuMs&uFsMb6 zDso3o6H$y!ClwM*j;IRxwtg%e7BOFKQx3L*NrE_8Hl*j)=Oe>&ylrd^wi&l0X|lY@ z6AccrAiVI>`0w#Lbc<{9Lv1^^_VSWgu;?bG2sXmp6QPg^oRo*vhg0A=0mWu{X-yI! z*1$xA+y>+{8gV(-vsu5IjW{KW9Jb~RWJ-~`$w+R($m}p zIKCH62hgeImWvv(u{q5s`N{%yF$)snr*vtv75TRPl&VvX4c;NV)sp718AExSt=2QK zxnhF#6SMvDHcre8C3F9}-UwKoPhd2P{8z%-rI@z^uqbcqjGD|f(?SFu-Uz58^+cP> zPTDvca+2IBFtQ!Ik|)DxNxp1L>6F9mY%Uo7-MVd74H%l}2V^*J3!Q;7^OgA=%k5;f z5O8PRY;epNF;gOiU1GSFqFgnzuzbd(sEf)Jz?#HAdRnk%eu`_d`yHEjJNd$T=`AMxzAjaj@@K)(7V)TW(&Syoi@xhb{F)qwB50^ zn~a)uZKF`AoH(XQcAIOfO!o6^yO~kjrp;u}>aj@$!p0T+!dZ6njE%eA0_YnjC$e;v zISV#Y-(sT+fJmZqTba2cV(b}b`RYu@X+bc%oH~Y`j}tlR9T(wqNf00ay%|tScj};U z31zHSN4IvnR_=+lY!saqQ|4;3@?hLW@Lb)`H

M3gohr zvr|g#$|h&8w9Nn>nn~2)jDFdoZ~$1wB+y)v(+3Kx;lyXWbr10cxt5N zy6iXOI^$t|N2z=ns~Mz+=uu~GA~>G7L2om{ld9axHN%{`woIC_4qWDHo=9slDq?$$ zd>_vi|AF^R0mtvf@@Ve>o45vM-?x!bvfGt|=1hU;AxiKo6^ZR~D_?7w+*J&|kwo?> z3s1@^K}NKKIu#m5QmSKWQ5m;$t^QynA?1P9A_l)@oq+@9SB`>x86-=aTbOh2$~f}= z*(8h%A;c1b(b718GWBi}aND)bGUvu+%#q@s+WWg7mE4jp=ct0`N9&TB64T2Y{rTO>kTf5Wwfx2IqYr;t>Cg5bds04zxLg^s?mxCmK8y~p zw6tfxR(JgNAKQ`dl9AN~RwuvqEC1>5RoaA;k7Y^fg8lu+c1!YWKlsh-x+8LSZ*?W* zlZ(s)sPnJqzg87xpM31zfAoJ{qC|LFUbuK(;J>*C$>k5zTCPVOzX zq%KrA`B>~^U3`3Yk##ZY`Nygv-m{O@MVV*!Ru@y8f2=CYKEKGSeDC~YRms!&MOGDy z&VQ}C@p@uQ>XL@DU#rWz&+e_Rw6_1)zLxqgo>a!vXBSyl2D$LDn)dM7z13wx=O3#o z)16;rRe*c;Yjw55vtO&LOrC$Ns$6w`kyRDA3m>bgQ=NaTstR^~Z&mfbvtO$#3Z4C0 zUDAI3YgO6O`L9*=sLwuDSK2%KSY7${dHhXA4^_8A>z#&t|z)~lS%lds!7T|I(n;-=I?5}S~U2`dcZ1I z>EoqK`_pI7pY4G&fBxX6FFT-hm)|e1mxKYh_8SyYzUTIzcQ+r1Z6HX88@*YX>y2TJ zMDp8+BPtG&)Y7>RD65;(Bw0k!P;scHVfpdX`;VS|4lsBT7k~(5W;hBwaFu#cna`Nn zz_ZyDqDsZd{Ng<>;I_qG4+YR;)rU#>77t71CzG+(8ej{ml{y7v*vC6WTvjL4kQ!u> zw|a&X^=IfG%9pwD8FbNVttCONE9u8d5j8bT6f*OoG;kJ^4CLwno#DsrAGqlWEj9(z z9a=!SbKa=qslv5OO)jiA@0zJ&w*kjYS1X;n-L<}7i!RcmR7a00OKPVcV(Pk)cA(0*A&v$sB+XwOS;}0J{dwz9;4qN>o zAfZp6fA8Usf8vo-NZg|ks-XqMEvtkFT=RR3{#+M5po!_iY20M0NUx+jPiJij|D+&( z0XGnoQ2lc$>!YV{ZngD{cFv?%_npqoOragAUq(#KPBnC(^!OCFm4=lx$Eo(}sHk7B zftZ3gRJqn9%UptM^I&@UzP{u(ilpFadR6($q-k|#;7G@*GcUk1=`{HF<$R=%rtS=# zXx``~C4OxYZ-WXok45>Lq^R9Eg`QKpP~jdE%hi-~K`Fd1=1`{-4Ot+31@c+x7#hZ^ z`=fe{xd^Z7ZBuZ@6-kDad|jLJv-&kyik{cFnP_E<=BW%rlm*0R=Bhoy7&^8}wi>ci z-KAE~tw_GGnd;_PN!f*Jxy%QssdkiuuXkWdwju7hwpF(<7$$rhNL3 z>bKi~01Tri?yp7M&>&PYc-vi$>VKP9Y6Cnbi~s1qO0Vb=sI697aq12 zuY$C<)s+W_!Ck5WCU+l23xaGf5)&Sekqm#@^f8 z^e2w>&8c>p|KRZtAAEk%fH#^4niLVVO|!w^A`K+HE@sg_nA59@9ozxCzRFfq!@(PN zao*dJ_L)uKNogQ?JZaI)M39>Ip2z+bW=gFQ&PO!6z^_WbCeL`PS4J!o!eR~HW&6$b zbZl5J7N`LN0GGa+uhV-XJ>sMQVCpXDHN(iQ(-+GtbC)+Xv`kM1RPe2Iy@ELCoCh^vs#Ga-A9L zsR;z#5ocwWVC(4NQPK2JNo5<%tOIJVBV(e^rN{_#k!~APuP@kL!NE;h7I48{9YsoaJl7LsS5;_nxas^^`OsePjq6};8ctWN zHj2*)&;l?TAA*qaXrYa|IGB@Q+U~ybBW!VXV0Co&zwwIzM@oDJqfsy^{M9^3< zk|5L)6buN>aSBR~Gh_1tHqiG?uT!%c4rW8z97JFmKR-3VW*%kfg%LvzGA4{bQ|Fv9 zYaC`E)qr#s=C99S#;@jdqw;O67ui(v-PiNYc(GUj{&?FAz)M8CfO!kJsRPSiCS(`= zcFX~cSBAz?ZZTn{*T0|N(vC2FAdYg8Q_ z_u$yyn#+ag0<8g8(d@UvM5h^3hLB_{7`SOe)EaljAvXWfXFvSGPab~$!<~`81fvFg z=(-*V3FJ+9)^8&d@9A>uuqJ{oD22VZJ#rfL`I24+&W0offH8gokT5VO&@m7zo(hb? z^&adKZfJW(mkvU>8{3;$X6C!aHz?h+AIqJmNRuC4R2AZGG{gL4y(@3h&BrZNL*jA)=Nr zb5^ogNH3I-ji_1>D7>3Ql6_@Qb-~ol`0ecuXaevdWbLj*y-wBKE?@PO9*m&a7z5V# zU^;#jNhyS_xBxnX=$(sY^I>0FCX!Cikk&3|AZMgRz6Wh9XH6ZC@H5DK9XPAT$jZ zxsO|5-d17M(6@l~o6-#RL^?2UJkfLcu~I~`MpnX zvo<%e#kc?Cg#@~G@$*ry_v8RTTR^YyDx#t376fJ~1M<9@fE8h8MxNKOfTubH`Rd?) z-9=i4_5nt^%L{UMHReyiid-t78kp}s3^{*FmrM-=DhuTcp&*mCLH7d;GF{65jj{mu zZj0Oo_6K`&`uwXydV}s8Dv0)#3cQ1lvS}8AQzOZxzk?VaM#26SYQ>NTcnx`oWFvQ% zAqwdyDZ_+lp^RrJ2uN$QR}ULR+GymCuz7Z90H4!7u%@ZMut|`W7-2>{oE(k2IGzK} zhiU5^qq-B8rcDo&=X}`yaFuZf8xi_$(;JYwXv~T=XK)4!<*l%t>n)Q6^F%A7gX!Mx zElig6#`)kW)Fcy+k`3#N$zEzJz3zU2)XqNMF{-`b; z65|v^XkwvNs8WTLDmsDt20HAPBcS-Ws|$x@|Mi1N(DTtqAwr^M&w2Dq57jddbaOFY zLbI#4>}!eTfed?w*VB&6iy=h~PH36ZcIw-K5WB+_49&st4j@5~ns%&IwgIzLBPjS% z+$^_1oOOYwg?Q|mci!V*L8Q6+!s6lIJdhs!`2Ob)pa1L+A3Xp3;j`z%{mN3<$h0xKl&$-Q5}>r|^V0H_Nm3CA>$W04S&FchphAHCEYQ*?T6P$Vis zgrjpK-xk^^DtL^AnISOoYa#clS7ltm!oTNNoaIdN1lt!s3v`vd$g{dKQ<|4>{PfZC zHlv~mxkA7C7p%4fEjl=Ya1{`~dL!;kbUi37e~n&BBw;*LoTwgxpvP^)!}<$UI@D?> zoH}@^l%T#};)xfZ{iTEG0L&+r5r#Ze6Wmtc2?;7jKoY^`m*!kNh-W*i+G8~`5UEVK zAdRy>DKo9*AI%~e+8F=lQ2QyzaoE<7!u8T0an^{A0{0uZGCqy)*{;9rmTw+# z94BaDik_Tv2w%9!T$7l}3yZ z`0Ll-HL#z?LRVA*adu9l=EBrf_Bv*3Myb$VXbzr}g0uvBg)d1_WP<5vc`I8LBax#A7M5|^Pd2kKQUXP0 zL$(zfS*Z|Jb~N6eI|)Kpw^T>R$-{GVKg^kde~t7nB3=7-{3kc=% z7n|;QW99M9B4+ur0I9#6^jxrr)s6&3MJXuiIRYXnZyA!IpxjP2s&TpvUAl7nmnL;p zwZhxq*Gm;P;JwM*LgE+nE6(XFr5pv`&J_^cf4XcT31TY<#GiZ3u-S^wMof!voYDgN(3^ zh$Sy|dzDBBEM0=sLd0d}SmKSEU?~Qo<1xCaF?^UV(oJA^Soe<~f4u&?p-sQoc^=?q z=B5a&76QFl8&<2Ki!8c|o%*I0rII6RXu06`jXyz5A%3Rzoop4eh;d8-a=}vzpxF@N z#x?aIJS9C3BxKu3OVWMWu5*DkA)-<@*eyYp;U)w7;Q#!`1D;7f>hrZSeeWSs79-Ma2> zxKMERfBWTs9I7XQxm;+C!b-K^8dOE%!m|O3-UxL&VKav>gw%XK7?Mw)K2YS!E-caM z#}A%8Uq5*C>5m+@>T{G0^t$KgxVP&;fzsfxKFb%8qP@JqcmILEx1d3nFF_k*7a_^B z3XKpP5=uWvW0@tvj1TKh`Qcli9 zDJ1EVkUdyz1-!;(9PIw}O39V{0Y_9g++${UrTD8LJXUI$^`mZjNY0VmH%2%mP>ZEU z*h_C*34d%eYdvptaSvv9VHO@;3T1QYh29X+f=rnLgCIE~x+whBeKv4mImwRPnA?I7 z@Q?eD}OoU9-f2~q}6~ltpsFD&&pqItfMVYb5OmYh0x?Apz0k$o4 z20V{`xpygf|A{@VU+jF;>#tQ3scH*fjHFpyBrFK^4#FbbZw ztb(v+TiPkGV7;AS@96>*Zmd}?;1l36O2&>A(E}e49J*koCLV2^;xX+_Kprx8x-QX6 z8q1968@L%bW>bpApamMBq}CC*0F;V{^rH+xdN@&Uka6l|79`I~b7z7)>R@5^<2$uOypq)shHS7TSjU{GMM*R62$N}uq{nR!4RmClN3Y}lEXxU zh-e4InR;Qew#r~zT5W^MnA$Qbn!uibOjM>C*9;s}ZLNT~I(&O1=ZF^A z+L8r^HxgsbxJQfbAT`P+Uuox&od_t7pP5R9oUH6p@eLsut;HhyFetPe>}u}-afwtI z$_bA9;>w)&Y+!#`+L~7!FQacFf->0N)&9ZWI+tMOCSopz`fvUqAUpZJ5l$Em%ZQ-s$DH?gD#uiAM(6y;fHMt-kq42 zHchJc%Uz!{_IZf^%=?uwJidl4l*h4N8I2VQK&|vtq=_)eQ1*U?s$whT1A8n%?Z(MB zuR+0y49jdYUD75wBt)!+mg)KA=ypX6I2GtuOxMg~cN8C^b=*78fjTENEIqel6c_J@#K zx0W#zX{Ay^gLp1fq1B@9dq9y&f4x&wp!mcx^|VvUQ0I-ja}G4E$#Aj0txQnA();K5 zSKo!TFNU>Sl#u8l+kyf{VPDz{A~3RHRniS0(buf2y5$1N^MwcX#Ce7 zhz@e;uPYG6CfJHXBTW=QpEQK-d1|&!%@&+omev7meRUvuG5!pKIE6vt+QDj2BNC;M z028A_pu$skTP2JOsESt!J|`Grm@eomh%~92a73zC@Kj?E?>0kL_c7l<7Z<}zTS&cI zy-05@xgCgO#FqTstO3)Jalp0h-5hNwgT48TuGF}acFHyZmW177+WIiS`xs5J$$^aO zQPiV&MBO3SUfI4;RG1L-pxV^kip2aM{%&`UY1ze^1G=`fv~{MVmM$|^#}z*VMdbN_ z-=W$ifZ5-N>xF{EXH&DXLHrk4wwPeKQs37Oj27q4U1x=Ei#1}+I^1SHwts!Iwd3Db zdyKAbyFtGSn%5KP)Y#S{57Y#$Tk?+r3mH!-%Rc(-)AQYNDM(#nxvfl$ml`SGgVd_p zjC1Ub`jrCN#~Zt|oXv~hSs$IQ)O(Ok5WP^r3>4Qa2>28)&4xl_L$bKpKE@i+GPj;P8T$DL!h7E~q<#^reglV78 zLJ{1Z$FB4dK7RP)hmSrxW~Bcpr8jKG@$y)ih!fS8vx31-TRj2^!+y)}8ad|=;L@&VW5>lKMRw4xr{gK@m$YEF8Ajqf zMFseRM>_xd>H{!=yoXy#hd;lmf~#_c^|91Z#7pepOO6jf9VGtnfUdRdPzX|7fqmt^ zw^ z{SlPm3#2*nyHsISc@%~;_$DKqxI4DL z>SP5k;jp^-^Q~_gF^ut2c@s;3N3%A4(_)9i_3p$^Am9geb?e; z+e8^fPFe;+I!%{orhnHZhC0Oq3>s^Qq+WxzzM4&l`&&59;N>HhsiVLatAWVw zwdp$7Tx@^1K8Jd20lWUe{U@%bd2RqmeBv&zQ7ux$RNj|)uT9( zorGr;VOu;kG<xO;7x?x;}WriECv8aE- zb7q_EDq0MR zhJ1DD+in(C4aSaMy7RRYLkKHS$B7hzaAMZy+nA6s2pV{|835jv)@+Bkro^dKmFKe) zphoBL->9@`%UTewO@Ob)DDxuU3Wqc;tw74ecxyU_ZN@z{>E|SbpW{RbV}weHBvz%zCcid>VFU({ zqbG9JoLWZ}9EU@EVdXVid>a^q2A!UwsS$ouGMvuthG`^r4Be$I&i`HOUqK(G0}pX- z-DLft(qZiRJg6(^b=Hk+IM6Oh>>}5$r)(cjsR8)CR0%N_3uwvms8^^)x1A?R(^y1N zZUHcxkhwNu5qW-FSs^o#PtJxijd-q7k~Y4jE5QJ-Hh_8RWRkhI*_&b$edWsjbl?ayZ(3<*reYkt zK)s*&C2A(dV4x;vv_tMcheUY<%tpeq1c&i3J#27iQDC^Vg)PNrdx~;rZOE|c=2#VZ zo0+dGJ1@HG**aucgeJC`?=igqS5(p1+mL_)qp*+J4x5(g0O|n*1hpWZ6zPAV<~243 zupBC9)U;h&wj}LtjgrmQfF1s}iA>2BUe2_kvF1Uv%azx{?2hmXA^40PTyI=kUexy; zKmz7YKzgW=_Ld3xJ9jIuO_OsMI#qK;ab++F8ThU6!0KqUFYsL*WJX>6Y9_SV|9D23 zvB(Y*FddT`HSs8nurt<%C_V)3J_h>a$No$$qG?I zh%%QW91;$^iAF`ig54y&N=+k)Ej++D9ooS9m}u(g28oH;niW9*&CWVadh6GHzcGLL zx?w7{tAR*orY&&i3>AS=u8d&KMoQw)d7_FjG80~f9b%}$=~)IviohYUePj~5my%p@|1_HoO zdBBL}4p3BQ1RKd?8*pu&a(~d>yP{XMUC3I&)0p#!K#sUcAe0Nmh^UfBv&SzafYZIQgKCD07aL zf|`>Pg$a(r@n6kg^drmU6ZSKt)Q!z=SA z_R9+ zd7&e=Ry^_L&0gO=`Rsni7(PA-Aq?2(of32-AQ61><`R5in_8AyEr^_ABx#|;J~#YB zgq|!*IK$_QSQVmC2cscDmkZ44Hg-DlaQ1m!oO0OX`SY#pbFy;MKnu+}TK5esiR_>U z&vcLAF~)YLxDsP-pC2vzr9D2`z|s(n4um#B4dC4RL{JVx=aOO%6l}TPXQE-rwg^9|LxHk|=U6@I3NhNv<-8kQw}S zM9E^Lqs*4?ZvhI~EEjJGQ{VGfS4KRM6suLl%F&1x2OVBF6{!#G@VbEg@KJwOOMSc< zga6f$P0wn=@2R3FE!tS@n`p###=9D4)4DP z4Wkhwnl%^R)*Sa*1&&xGrVrSt6k8whzODCYbk7mAgLh1AIgChXt_qWP^k?|%np=OkHZjq>N)sAAHk}vq zMWX?u6QA6Lzd>P=Wyo6Qb48zK7Z|0EWWwQEoz2*B<;dtp0tsl>U;`QaIT}%4+`9;4 z8VMphgRpsioJ6Npq<}P|Ii3-xGXgQY+qx#;FcW}jOW+bR+|(h}EAk z+NBYoQ}x0px4*&Q)t3XzD#7gz!I1rz$m@uQU44Gu6jfzVH1<-9cbSJx2_1Be(VCEf zb8d-VN}C#C8fgRSU=&+zf!*S1Yo8z8Qzpr!Y(b4}iJL6-Ho)6YNXIZtmu8KUnV+EN zg8J-j@qruW>70IVwI$Xp1=7<%NQS^(s%~IwD*8L&1j&qQjjGdO6V{(p$pvWfh9sa| zB#d<`1;&3f^zbGs;qly+= zT;L$eMp**9WYrXr0SO^kh>e&j=(g*(!n&@rC)M;6^E75N2p6qG-eIQ0R0fHUR5Ipz z?LaaE0))3hb{Q1L4R)+|G!wC|=K^G+x7zucp9AwEd?aEdaG&VG`hQTiAoTFGyYT)}N+=|+2_+ObL!@!b_=h#~Mk z81O(;85X~hawKk`H*n-w>%C>n_%%HeUPZ@+V`|FP}FWWh@l~1wuibEVhf}b z=c@3`!U6$Q#$+o;bbpeI)1v>xxqxw79n_Osk(>+r3ASmP%X3+v*CRo&LD`+Yz8^5m84<}WWu;b zB&Jb>=+yyssGVFa@kYa(W=bPM#K2atT;Lwb&X^jb-6}o56@x!y7gq60Le>EXOUIUy z5m<|OTy%|?3wWsH4VbU_YK#to)BX%*L{qEB2BZ}2x%9HBF>3}F2n@L$-G@8QVEr0r zMZDgHtY;zX+hJ7G++CWTa5aaI^~^Q<)e(aBP!lD`yH(>#{o}Rj3BBIPwsI)k>y;h) zCI`TErl~prejEJkLE*sb3R&UbqEb#LNUgaI#R1+)*+TFSF$i=M+22(%nhGOcLM(-)oStAwe>$rJo<08Yo;7K=7b)jPf9O zXt*BK7;J(CNa18x0|K%X{1pJbxPs$tNx3M#`BpW3O;|E@OW#_;)ZndCx_tcM{imNi zdvgEj^ZSpQ;ca62@qko*!c-x#DRznWbmk=?fst&RZosmOvwJ^PpVHFT+R&2`G(+2m zqy&6DMy)dNDRVHc)vRWC{I1;m91#IdfQcWO1<-bqA4?U%vcu~pgbe|x4sCt-X#T9c zsQpK(Psjl{cbNbLDgkGWId1|`TCCvl7HerCJZ5B3)QJP2D8tJRPwANWGx$#bO7);J za(M)|6e7yhC^VCxoq&T+yL$x7)+0^es|m^C>@?3kv`gJ%lMRs1kQY462BI_3do03(Mvtv>#-zMGGR+7t+^o>w2BbI7ZAHD<)TXA;LgcWhKaR`;9 z4?39rb{w`Sz`fy7dPz)T$Th^1L>yXCCPq4U?V6Zo;kkfLfp{(PhRXbjNZtWi;nb-r zFJLJkB64jAS1u+^oYZJ0zS63~1LORXP8^A6^KIJ|!6V8aAbtTiXIAS9HwZimTn7-G zvXchu^_FA|uvg}qI6g@B)~B}kk7<}R}qv=b-fK@qnAePXfRR;OF{ znFq0BO@Xmf*%*5!{?^W4@~@;n=w6#r4O+@RH$?%@cP^Im z;O;3lM2UOX>AwGT0IqyQ8zf-((j0b~JUC96icG`S;dSs~HwGO5u8K0lBL61I;hCnB z;tqPC%btvMM?9J+v;wYUSO7uhF}A>!@O;310NCgk94L_z7vQlP(r4r(LY4&^0u(Q{XlClgajaz*K0&2SYlMCq9Qn@ z?-E=+%Ll~EsE(z;F+zGZkW)o@E7nDq(HU32*{~aKsFiHTjuOiy9zfr^h0ImeiXA1k z>c%lPX(DFgL%t0s00)iW7^YiJum)zX4b}-y2U>4ePhN&)46knRc}COa;AMEc%sXQb zkw8j~3=uG++GPBWAUo%~Udo)k zO=}Al&fzU!8j>u2FIEc+484vbye_e~O;^Cy2Jra~#*|eCJusWj<}rmX`x6_)+gLcH zIaa`ouH30j6#;moXF7jk0dg+hW{P}A?o{cFf}BS$fnUQnT`^#$XVD_Tg!DF|A_UIN1kC8HIJ9D&4YqmG z8}k682(z-Uqvj@VBDQb+4^IXxd_L;+D}Yv!oEAaOuxLC0+LO^ovgH}5t)W-cbv@EC z;X2OJCdEvYoET0n4HYG4grZx@#K7v{nsL9_JQ3ble$R0o2~x zNS@=s5OLl@$k~F- z43$^7Krk1o242^YcNicOwpDLi0@(y-5XaEO6u~0E zp;+7BApCcXPotTq4bDxjxUmsix5=5j2QOUCOhO-dV*3ctp)7#lW< zU>xROFpn9m4bUgJLON31Zm7c@oyAKVITT97iJ32)4;TQBA*PtmEa568WbOXksaB;KvAj!gv0xLAmsQ?A- z;()VA*(|{dFWp3_ARcXLydW{fxlU%w?@bS`y{8-j5(l8L8x(9DHZZ2z%*5nxq7bB@ z_MoEN$jMo(i_r41!|M(CojLA1T|M7atK0og3>r~p-lCF?1rN*UA( zOMh{flf03pTT?_Us|#Eul%R7%>ww$@##9J#C%)%}Z>`?zSQrTAgcY2}WNdPB<$wvr z3B+Cc#fFaVD}$Ce&EcAu`Q~ZBWlXp>(h@ed@L$Wzly7HB>$)*I08H7gEZ;m}uV;jt zR-HhyNfoff_n_7Gdek#?Ey*1m?e!z_+u(gJ@-sCrgl6-T{8U&uJuLMIt5k)9w((w7 z6C_VMKo~^ngKiO@nEeo06BAE120!D#WX$~Gb+XUv5|+b9^XFUH=X|e80?-iD9K;e( z-W)3Ce{YJRs=Aap+w!o_kCy$?9#@|p3n2`ZfGc!p2wdRaI6n9yG|s4LL^S$jj~{(w z_5M~21VC3E+c-47ob@qY1d+p6kgu=vIH+)ZoyGrOjL)Wotvo7X{Kl^pX*iD<o<2Ba8~L{!4- znJ4BL=?NPQqY8OjIg^!N37B4v#Yl}&$r`SSlB%R!N*T{h4uzb8>XUMG@7(QQ*dbLV zm&5z7+fJ=i-Rz36L`oaUtPL?VUBaMHh3QedIK%}541O=uh8D@;O7XcfuNLuElub8L z)gUE;BzC1{@!5k%A3pxG2TwQmpWom2q6Wk@5W<>BN_>E1o@#2(3u6PYFnL3{G6mqn zX<*>_2<7*JEe(yq$E7xc~lp>(*Cq7 zi4tg-uB9ilqC7}`i0D)#uT95JDy2?ok?aY=Hxffaf~8LB8IlChWzsEW@QE~t_d?Rf zSO;XsdfjzFs1bl}b9Kxqd*uVdQFSE%rOdxl=t((6{{}6G`%n^L)?lyIBFcP-RPRK? zjzDS=CJk-p8a#voY@vCLM@xfR zrnh-QvI0*@)7S$oS1+!C6NghzGr`syH9)P7|ca7CtDYJ7yTb4?(3 zV){XJkaTm<0zLh;Qjd%Vt!l<=m2!%T3HT1oTqGwHXYAa}o`AkI1g+~eR;Q`qysbJ3 z0U2j8l1_RaZZX}L6p*wkdUasM%82(A({*y1F4-;Cf~c#!BO~0z1eS%UrqImj7}0`J zb5VRLZhZUU@2-CL!J`LH%lyH^5v}&*KvU+61Oi6pJmp%Rd}a4?U@B}{RsyUe!&O&O zKAbUHX-fPv+AsJM)+A3>nVdN`L6pXf4LCaB%?21Q3=g#tNK!o?R$aZ=HHYG4vZT3x z9n@a3;9|ITbfE99zx%x%lW?#nS0qO+%U;8>PSL|-&0ofzHWR58(A&daQ5OBTr6@(QHI5c5p zjJMhyAY-GKNQGIW#7WZg((a0QFiip>@B{#Ve=xsaBFKA}&LiKgp{Bn!8bvsk8i3=i zAh79sD-LmtBzNTR_Bvs^@2ftR@V?XnLa0!+PXW>ag}gV$o9j-#BY?lzQ>xunz1YJ( zx=x!am}nG8C3_D{8W()G(H_(`gmB`R;m6XEco=@ zv6Q^*l}3`rJbwD)`=392{1z5s0t|r=*pLGRyC4ft z>V!?;8@X@;TldE>O}a}P2XmGTMo8#Cx!bHsQI$>g?(;pm>wWVZ7!oX_s_$DjVmM-M)u^gi5?Dql#U z(pdHj(gRi@GaYGe2EBp8yxi=Xn~r8fp8|X9O3j=Bp-Zm*rJSm5`pIU_Zhylb{j9qB>`F_bidh-0DAJU#i zM^kxhK?hQOkd^DaFyhNCCHxM}+ZH_8??(^vqX$nOKYd=0zXEv3!~wkl>724cw8lxz zLm~-l6;{bs+}5_G7gbQB!}Cx@RdylBU-=+n)E&+q?i_8zr}j`kVxktA2nIow0!E;j+Kz%{8srMoO~(7&7?C4aWWU!Tz7FgA*7m#70L^*A zwU8|g%@|>qyq^eRi7cuT7#RG1zu&j!o6moC*KRkQsSK^AGo6z|Fi*K!rYkcC?gr^q z$bVtC-#*2mn_V0W)!U`=o`Dn%g;`)>;?>hu^?O1}Fv!mRi*>Jp-yPmh5;^Fh4B##u#MXRU)Snc)b|1{*q!iv_;r(M66~L>UsonlXaFt!%6gY zL1<`j;bF8g9e}`r;!8^C(qA4+Nqc{OodF)XQE6bUEN~JlZPF`qnIVr! zRhaa3v$nUJ{{4T1!(4@iJgl=n>vi6cG*&@oO_nfEg(FCJKBaioAx@aC@U|((aj-AsjcdOllLy8CCufMMS@t4 zTlFC@W0hKpHANH(UIc?V5S8mnN>#WLQ0CHi6?i7pp>r>A>4?(cjQ|T7oRdn7&;kf-a+kikuTMGGeeS=ILRu)IZ3SL20G8cNm#|LjR0!FK%B&67tC*U7NWDQ zOzVIWZ*b;Ady&8^8rY1wb_;}{wqb4B*^Mp=jim$uP>wHlqXA`SD1+%1 z2Mh)SmPsR+N()nq((Tl0!-UEB4&kh8H$PK4#}DGHtEZ`b7FI_si`8t{H4!(_0?}N1 zMF529MbuvbNmRboy>#emb>8aMb$`c$@r`%uyt!I>0WA-!L7y&!Iw!=j5}i!LL!Fo5 z^G9X=4|m0kW1Y9^^Yf3j)8&p57j2R}XEJ?K5iZ2lEqLBas5qX2% z;vIC}M6I_+_f*;9QawnC9?v)Ajv@*nb_b@@mo)KZjFv;k@=TM)FPwgFwI$w|c0mS% zjzGcd8NnpW#8%o&6g=olgoJZ*Y7Kv>wVO)2V-je+F z*WA<;Xy8_>1wqNUO%upPjxss;t43Lx>)RGfJjRa+F+*wF)5t(E!`&cFeS86&jIxjb zb8V}07DOm9JrmbBY4(wx6v7wyn=rn-4J$(FJlaVz$LNi+VT4oqr5ddeMi(<-zL8H7 zxNtqj{8z?8rEzj5nt`g_!aI6W$d7hP1YZ$MFh;Ln1Ws62@`~&HN*NEPS!~X3J4Rkk_k*Ay=Dcwp)-S31eh! z4jAAah`0P4+^C6blB}WA@XE$kl)8oph1Ej++~|;&LPdNz8a>dcvxRT$?3$Y8yagHo z2jBVMlB8?CZ9an=0{T+Suv%f=uVKfo2pq@|=L|{V1!-G2wK0-Zqr443MlmjJZ)5sY z(EGw^zc#!G;M96TnFxt8F53ywj?~-TXd5X}=SSa;99)&zsf{Dtl|aIRG^Rl(<&Bc3 z?T7qB-)xD#oZzcAj(96_aD$?~!T$GdIXFu*X%XNgIfZmJ zXls1<`Tb8H{0D^*SRo5X$5{D5O&Xz9EtH@(3liuRNY`i+cxq5Uu$@l$0!BYLm|$g291S{~8;_5Jm+bv9a?^5_Q+%)Wu+vQ0e-;PKBDF zkQtxdy&8C#CKr>UA)XKsWt8g_kL)favm8gzb`XbURxn7A;}6&pRd9}0PawW{U%5NW zVNL^*If-7@*ig<20FB2$?aTW-7G$a zg$ymMBx?V~VN~zSOzP4}kL6vQTY$Yo;#}Z2bL~RCQ|C(xs`o8q2$DL10oasM>7gt_ULd`KlBi&!0W=n#vbC@()Hxu1+p0L zpfr>S_M@WsEk4-rKP`nOZ#DBz_e`e+j)}sAc@u=f%SAvg3wa|FNyI-qD}e(Py~x!J zaoRB22II^a$m<$Up8TBSYUYTtKN^GM>QuC{al;7UQWv+q(ft{;ieD1p4men}P7p+5 zD@@4q1Vafn-c_ceNvc@RP#(_Ue2iyc3QdfUGZ;`VbZ$_*I%pHR1?#jy4zC;7Ud~|s z8t*^;F2X&FaNmk7T&m03XEq}#2s=K4R!*5ZNZ1hlxq5FARkzFtu8LcSoX(LT20Ox}iji{ZpeVivvN~gI)BdXB*!pH&9QLF#s(Zma~Q6Bz||vgZ@|l zyi&9$KeK;jzO4!!_pV+N*bEUgA&BCY`FB#HiF!&=EPq?=FP&~PBh~h3T_^G&4T#?& z1yD=q1tVrZ91cklk;@}`<^f%*w~j^#PmuR&o|q)+O3AvU6U2mZeCUHvPuib}qeopG zd}^O&Fq@1ktV29Y=(WJaNE#vB`4P%(H_y$m)hdCd!-FFDjfx(a4mmFIUuGxK^3k#f zDg}o%H990AuR)j$vo#d70ooL9glt7)Eg~F5&X#Gtw?(i12$S*qfOZdl_~FAx-Q!2k zoz9Hu- zRIMO5lLL+>Mcr0R-*+17l&%gdoIl?R;&)c>dnPp5hvYzo&mPKz6%!qm z_ZK`Hn9_E!Gi_O6CGaZ!vAj1gIFAjIZEDQ{hAL|^oJN%zXbPF8%u0~ykWCFBXf$*6 z5WomU zx3ceNl+MA2^}~5+_oY^4Kw7~0YGhQo$Wf+k6ZPC5Tw480o4#cwRk%CKVMb>%j6iEt zE)8H)d{!|ebEe>0!k&vyw0hHfJVv?l&v;&`uP5M9B=c+95DNe1t?a93Rv2)&N}KQS zNDSgO5ij44EWnkJwzp3(s*Iu=ixe=Rqg_2=v}x{*y|v#KTJab98O4JDel4 zHSIF2I#OgsCvdK=qc{`NOj=RU|4k3L;!&iyBqjxqFcKc=0$dH~4*NH43jh?6o)#aC zf)pX6v0;iAKL)8=$7Nt-4zIKCKcEy*o z7Bohn7oiUDtGn>3Fa-LTTLQ?zq#P~CkS2a?v=YV5yGicW3Bxv;`R3y(w{c_NvG^a8cXX(p^f z>eaVlO8^5S@~V=v+o@-X=+^4ti|DIp=`QoO6$wWzY))`i4j5&OWkM=Pt23B_LoP(_ z9BpDlZZg}4c68nbn56j)k2Tv+084KUkRe^rw3FR-;DXYrY-J?*h7X& zusATL(L>M$zs#G^`y!%^YC81VNEY1z2@Q`o)se zcnELP$>ta$ff{{t=u5|0+Ho}|%OOWb1S{j3=^Ko&pFJnwE#Ic^1#X5;Y&SV0A)aJ; zvmT@9Igxg>dqLDvQx`JOd(CK$^jW`KR0Ri2XL>^~~( zYYq}XO_r=(*JeRXIM!aBXgs=H z6dR@vV6F}2QZ%TFjWilBED3SyqsxPaDK%=boxF{1g>X)aHbz`qPP179g^>%qFfNiw$a+JJdT3B@1AIR-zXnOkkKHHBG8h6c>07%q55 zk3l}REQ1W95#$hu5&}~LQ9#tow>cvdq8vOj?eZ9Wk3K=PXE0aRpb)ywkG`#1fq~wJ zpeqy5GjMr1w8Zwe?1O#9pCsPg1(XSIe(>=5_TlFbZsM6s;pBEZmJ8s|GB4T0iSpLk zS3n<7_DJs3)Ar%yS)f$UTq0L$2)S+3gqbZO%?FGZ ztwBb@W1jF~xphfWf;E@C5G&eMCCt0zi{i(L%=O2g-sYQ77{@&`|y# znt{WOvy6@gW|jC+M$Y&K?UZjrnu$<3?+Esjb+3WPe6Qc;%X^6^pNUc`JXa_WGQIUGBTmG;&wuvk4>k{;J^bv^A3uBe=(Fxe51%|! znR>8~mj?vF4ex}M9Nquuo*Tx>Rar-~sTohrZ<>z#BtT!kXS@JQaIhV7@7HFNGf%=; zjhgiQw)AvbB&mN|WjXHM`;F=m3$Ha0o)U2czhW14lQ^+ti&5aAR}&x&w^-zVaa<<& ze?Z)sH-YmLgdw3S4v<~k&Lw8q@mRPfWO6%{dh%`fiOz-h3LOZwLU^rX+Q))ZDxnUg z@FM45u&E5^*{h(4X<@7qaYPK9VkmzS<|OarNfG~7qrkmy8F*T}-o{|4lQ7cZ^5@&c zx@NUYPN@!!$zKD+dz*-!i(~{E1Al#+FbBk);RYq*CuA29>Ek))Yv(6o$&eYUB=#k} z3Skb0y8#0tkK8HNB0^h0-3tmIux#SKnfyz9JC1M~fxDP?L2*RU!v@IPl9!pCK$0$! zHo}w%F+p$Zi7#XR3Z@)?KMG{BCV&pyr)aDwL2N00cu@ZK8e1wDjVdf6IflmNnYo!w zA}me8O9PpZVo|W*=RGH|g>|bD~)poYnv0f-{Z`)SRKq4(!uHTS##6)bs z==ZRM*KKPX5!uYvmpr9A94RbGf;E(u>JQX8CW{{$jU9ISJiQ&7NrB|Ht0F{Mec1_hB!x zd&Z;4Bg=>u2I2(`1A%0O^10NxIYHoa)lll5W}2MQ7&g$TCab$kQ>>zj#U6H!1PFl^ zUSuI;nPedZS}4mPFc5epz#AiffwT2WOB?VafDIv^?{hA7&Z)PG@98F+gN#a=CRugr zdEWQA{I1{M_vbWsg*k-|kXMBSsRtXbDs5>yEw*xFyxL*7KE5Ib3bz7Y+u33*gM+2C zSqn&gYsAXPqve-mLM;ns_4%SDI>Hz+)LG9{<~F846m$$8{_rI1VP*6;ePz^V@=sC& zNn^y1VX>!jgLjXYO~inNUtXE&&iV5@^Kr8ai=RN#g4m4kp?(EG4w<6}r&X3jrL|2ftt>0p zz47Sb6wju_a3AqD&ObEiw6Pr?Ivm5b+2Bhu#OWfUGwGg|{LI#CpUT zsHKK;CP(7kQvU)u50C4v(>}}B0+$y?Ph3@G(aBTT7&wDv5PSmX6@%;)OngClG~`*5=&Ld$_P(znfKCR`Y>CG453eP zKuSP?j59c6+YUormYzbrZo+`e(tc$W>7GING4o*W1QSx3GVP$VmgH;}C!LrQW}}Xq zA%f#+3j0ZQ+)vrOfI~}qG;YDW5Z@RLS0grh`0g4j-o9HthLeOp3f8Or(Oq)4BK z7w4Z}96fu+<$ipAep)GrW{3s|Zp~Kkmr&Db&WT*>$rHfTUl50V zTAEt57YXq2+;Nx(vs-oQZ`qFdT)1w48gDbW&I2h5G=@ zq$?oh?%_CNG;;_ptd%BvEP%A^6Kg6m<^8$KB2F#c*A54+$4x9t%vcZ{Yd>5W{EqX_ z@g>emP`aRQl86;bMkg-=qdyJCA@UbjsZu{lRIK9(+K1mnRg^o3Q80mKnYohDX*dSs z^uBQJEQ|0MVrDqm8750%o%rMxGVjhm{qs58nvLbkY7WXcPa`wGZaaZX-;v9hUFd=6cpwLeG*fiQKgyAVml>TO%0Zh6y<^E0O zaZ8MSlIq(KL8A{3MN?0CqK-eqa52nXVk(CArZcPED<9z#9fY;o6q-k;B_ zpqD_2o@`Pu3%y0@O*5%@VLb%TWcOO)WY4`)t+ia9mlyf-;Nav{&7I1J9kc%}e;#}v z2pR)ajV;Ni{o2)RwYTVMwqO4Hf3h5AA+o;vzkIR%@5LpkKJaeH+`)rHA>WyQ&LWz4 zae-1@)&=v_cM_@c`oP~J-yW?MTveP=&&!TnC4~uxM$1C|a3$5-OyL2<0Vg8SOCx1N zb6$;E+e#svG|rXo)gCk&DY3Q=@HXyhw|c5uP$J|RiH!R1}D>!A% zJ<&(_8{oNw5No^hVY5y^c_fq~1)Qia6q&S<*t`;GDc*%eVMLK&w3nPhG4jN_e00oF z6l50<&=Z`qyYjytoSj^r9GyNsuiU~VxtYPj{%@`@Hxq5V2)R5Lxg-a7{@$6|xqKVu8DL?R^E%8%+b*+c4UD3srjhu=J zlE+)$WodX`3%+#w{OAS;sq=}1IL2zC6UIWcUWJk zSl753`~WO3JoOB^<)vKxPW^ib>8Qn+i`OV9DwZzz08?@Vk_E#9TeXq9^VaWq9I`-m z*sGSbG)t=#GB7xlTFgRnT_Rg58TbTjMqW8T#Al&t*{3jcQek+M3$Cs9&5m77E`ACL|P-2{3{lUaaRufMdP8D=YJ=xMc-gtbe`Y&7pe0+bjHP9mO{S z;NmN@9#n#2+g^DfSX2X;tLt^}XSzJs+O6_? z%l~}s>-FIOC?jAM$)B@F%YVQB@BcLa-nd>@KbXUKH$b9*VQ^%)0uWf330TQ8vUvp<_1YiOn!!?L7%=w@%R;<-4xH)F6clC7_CW{M&&V+vvB>;>eY3HFa=t7K;9L$jTpMH?|PZDL3 zeJ~0bE(t)l3tzP+6oIDZ%SS;<(oO}qihU7yDyl0sFaZa>$5!k?c`a_yYNZ!M=&OHS zyGnc95Bxt2cM_vp8t0_Vuf8=&GqVB}B;(FmtpDBltd+hI5}{as9JuJ;fU0HeTTT5H zT(YqPH)j?F(`rW>foJ4ZKvXBtw+L!Fkh`nycjfih3N1IT{+5;B&Fa;AsO863KGd}v zwt3@LAKI}yH*Vh7ceHB1;CJU8*Gvy2?pvCbz?loz%cP6k!p{RgK{du~g7Fg6vI~N6 zF><7+bYs#xQB}Lmg7Ym1SNUtT>wY-w2ZfO?-ooWZlk@57^z9%gr-GntEHNOKllbGJ za-=25(@N2gCUtBq*591JCAq><72`KrX!C(?6vRPD&cb7cwlp7;d0`}qG7ZwsRY*^C zgwB)KanG@~Du*eT;1}y{S*H6arJTp_*4&w#b2sYBEvvl+`L%@;_{;z6pV!>r*Zb{Yy3@PO}^g#n% zU#kU3S-P1`!Tec}u*(QGtS39Z4;4hFfFTOo3X-tnHOs~vG9qR`iG2)e3=l_2g%-u> zv1fz`oP5nOV{lakh!sAwtYNX3EI<=F^Q8CQ%pZ%7>f6}@`VYAf)errm#ful`Dryjy z<^ecDmOT^Tn6;v1G9s_noybdwq~j~q!m|e$prN$liljdlRM{JwawB1AZN1BxWVsH8 zqHRHD6UzJ%4V2Y_SRWIsQd_HNEt4U?xh@jn-Y7N8s?D>e6A=su1bB7J30Rg8wW1Xz zch)+TM|zmDPFMp(J+7szZI5KQ@;U48MA?owM>Uy1>+MEeYOZ=Kv3$mr%3uET=06e$ z$k#5#=f5o9{q8^eOT=u7+f#9=n#vAzEWWNv4nNGWyo1DIT)ZM6zC1bp+35I-qc2a+ zFN7YBUtE5AeD>rEMrQ3r{smK^rg%dfSwoBX2-$BZL32SbAkm*Gp125*-kEVZ68 z3)P=pZg@A4{I%%c6wSo{#qoxGu9W(n4!T61EbqrHPv}7a90FX(TdYJe-a4WY;>jR1dDo`lS?D>tQ4CTBh}moyF0TM_1W=ZUG&36?^yMuLi>&_on2 zU)`cGQWyPF)B~2Zxc$CQs>RSuVOCr{P1F%oDi>U{KO-g;%G4%V6LI%5pHHHm?n^UL z*nV|YD?z?k=f~$)m-K263zeOJE`t}fWi&E?u!pAt+=Gc=qV4B)rUIF+0_ug&TGkO$ zP-yqzu{2B8rpUv>Im&oYdn^NtmmKr{O>(;aeq^hCy=m$ub$_aDgr`yJIuIR84tHh$ z0In0m6&{NJ^4A=uUys9-OD)z-g{uK%5y^lg&)Jif6QD;bs7@rB{!LSz0$u5+ns)ZA zAVDG1yY3!Ey;3Z>q|574oxWL4reH8&eys%?*?$rV69N?-n@wH$DN8qjnVKA?0G#S1 zA+lu_xz&(93{Gp@B7FeYkg%lX$h+Y}S7dxB1f_ll&4{h1Gtex$ULAC9K+hV{BnA6U zsGIh(EcaH~|3^<%A`j)y;Nk8k@z2)nG3Z+1nZ`!qkvcyVU`8<9}s#gI}+9|Bp^~(J@ z__u#Dujj8?-d`-s{1@wOzlIO;*8#l6g<8iF-c1eO%*v7{+gTc#_(49ie#MsUO#oSuSNNd|#Hs$8B{B|BmZY$mjLdxh(u z&84=*^^|)=Xv3k3q`Ys_CQ~(UXR|?xq$zscYLTI zsGJ@=Xjf+*Y44??5vv0W2o6s(10PkW%DrqLdkLAkzV0}?Z%{O~H{%ye^xj2zfJ|W` zsU$(mGLH{!iMjqtZxuE%0)lv$Ll1WQ%6P?3(lIf_Ua4L^=se%SI=vT*yXSNe*QejyVWc4-1@a& z`EUOD*Uy#L>Cm&BZLx28x38OGuhqfl`fRnJ7t3G!#+mtg{e!MOq_kpf#rE`_J;{LFs)WWgyyWB}1Sfp_wctdKp(=C=s`1FFD1M?!76Zd{C9= z1?M}&%NE#Zs)qZpyZtWco)Q)XdQ(h5>mHN0`mMDC28qui_`q7DK9vKWx^5M(UL>$Q z$z~w&wG%4mTRRGnmBQH%)e{sl(2^7-aJV!d{4TE@KPO6&MpzhprL1;5(ZEysvY7~N z6IT?#iH@)ulE50xnw{Yiial2r4LN9$^sX$)L(i;H586N(VZG3Y!-AryfZK!;`cm26 z)9vue-r;0L^Zm}D{caTcNV(Y*&dc`q$IWo3hI*#F*IgtU;K3Mz^zBOaS#*H-lhAF5 z3Lvb2&g>)~gQ6AF3jBclw#>6Adb+Kr7PdW6S&hM@Iv4;KTMtZ?RbGC*BhXE~l~_LG z-r1jzB7a$s+2uk|lh;H7NZ zyTjh7W`}G8>zJgpH3+v+DB@85&~M7TnyKQr0ef?UNT?Fd1EgY7=h}baKMXb_w8BD> zC?q;e8%C`ymXQJ|CIeB#glQ^L7q1g$BY+nn#WCPZ>nb(~3Q`MCX_tId z8+uiBTE7tSULtmZ>wtt4F%yb8%*V^L;T)kI`g=f1+DFtiDL$}Eq1R~&55Na|OEweP z#hH3Kh4^Vq;d#@%y|3g-cw4;?EQhsPMTZBXo!y?Q`2HdJcGyVkZ(Jzew1dDKFsC!6 z6E*_0>$O}ob9u1?uBk1H5e_u*YR;@GCISZq<+Q-GoaG>tFyn!A>hgu|&gCo-pinCK z04R8*(Xc6)amj1#evonx8Zx?b9qN=ezzX>$Rg?zQBaB1h)Ee7sUxUnkskL%N*jEcH zJjufP8&Pi8!NK3I=_uE9jO#Yxt!J4zf_41kH{6=Go=Z|QE>Y9xs~N$m3v8`PE%oyZ z>!^2EmZx}c#l8#cxGV$x&Hw2y0N{{Zt8vtVD*!k;o;*e_ryaDyFj;*hs~bl6Zylc< zYl?8ZD^H@U&j4K=qlX=*R#W|9=Ba~9q9e!YNpF-B# z7$z@$#j$~D85G#$6nJRX1a9gnVc6DjyK=d< zmXiw&)l>oksU{71Ug@{2ystf_ic~o*>Ql24d#EnVfqfL;jOP23X6f;csR?0ulqjYM z;JDT}Bxd;%57do8T@xQ7gf+TIcpOR>WHt@1QK!lRDr6XD$-@zB>JTHV zk^oF1>f7+iuG5f{2Erx?Eag`8M~~ADmF1T->4vdQAyi61ijT71qQ~c}Gdg|s{P+n! zi3|GS3`>7c=ew6-sxs+Q;nH~Y=TxW zWMPPQO^~U{R;M0p^|htd>M#8A*JC>jQ6^HggGSiv1Ok+q;CR;p4n3@D`eEOy?x$*N zU$`t|zHXK>Xh#%-0#*SHIi%qU9E4t2>KavhLTOvB{%d!z`r7G?G)ybmi7p+y#PpZ| z8bkJ=0$jU1RV3D+T)WpFjoSB*FT`H6�dR_zoxW)GY~gY=&eEnDc6%_qkMA(YdRQ zz02vxRnMihjbT6&0bn$_I_YY7g+&O~mmR81N?$FQbJ*teaKPPw08OhFBpap4Sh+Fb zgI`xHkI$byyWZ!fez`c3%Zd7Wmzpm~i#Ujgf+d8-5riT{MAB}-mmYBFrH5UfMXQ+t znqIgk!4J~1O9z~E=&3|pr+Bp<2SBD-e*Lokx_WNRh!=h6%@+C_?H9;>6voK38mMnm zQQK>%IMA!u^$|U>iG>;t=LLQo48(ZZQUEkp@Tqr}Yo(0KSq?FxHaN`mF79g=UbCUx zG9Wo;4SEj>-)Wx_oKy~%2c#Tn9SIWN+_@GeQ#_i%ItEcWMzxAF4U|DqwqOT~pnPm9 zz=8G9f<>CJ^}$g(m=O^l0APkYuN8QQz1D$6WJIvYE2Ml$lMg;gGmt`@mgAW%m}C4& z34)??{JmZwl!-{f)F)_OgZMQM=wm}MW_?Hk;xA>YDRY7@ght_|DGAGg%A^8bpezn$ zLE4kasvTT8Dh|bATXjXacIq0_D|(C_){OGc)z8){=vzo7e^N-$1iSequ|IZ1=F2G&cY72 zbPFk+lUx#|5+FE2bW35hxP0|Fv(vN@pj5k?a>=#WpoC~5lxvbgDt^^!TrJa{w`Sgg zND4)g#~q6FwA}}R{c!EJXI#r+W5uh#Pt(Q8^wGoFCsuLt;PHcxemMM~T+pkHIC|1O;@C*zHW+Px<+FcD#o4mC9u9c z?go9Tr(v4Fy3`Lp{^;Q+ODpI6VnKFhZ5OFAiSLk@2+%1C3Bjh*n1Tj2NSa;g@kESa zDQC*ptv40dJDN}p>1IKbTLPV zr$C>o$RCAVy@sMtXrep`aSv5S2Phz78ta6ClH12{%Y#mn)@bx-Rlx#QqQS8g(<=aC z2JtbFX@yQiD>f8*2laCpRg*`+BXda7GJ$opEC3@Ppex*%d5oB@@VKc}4V^Pe4h_R>G}vMvzp1?8Y^*IBTEcX#FGz?< z8tCWk~lft^RG+`vSdRSrxSiI)kuRomr!$;HKSpLT9+eJn!A9(9~o4SNLhDoF+O@l_CN>Aq^cW~nE}T7iij4`&euw)IV#B6Q;V#UJVt zd-VC$<}E|x>?s`vC7<L)uE4UhHb+$kIOaa!$;;sLB zXWmqZteK?Xf(}H{SYdT?drJDkoE)Bo{duS6doSi%?d6h)y-av@CjPc#*%R}+%$>Eouy{bMLe|uiqZfP||{%0>mD-cysh;m31 z?20qKK(w$*VV8h^&6=^MVIk1>S?v|Ta|;|AF`PA>YqNyq(c?9EYCaaTt&=`Q%oYlU zWNF6UNO#P(T3tGeali)PPO@#%W^0IIgN0Tog9dEB9<`75JjCFs2SAoCz!SNmdyalN znUq(CP6Hd4pcxf5<;e_nlT1E+0t_!N)meCUQsJRf=b#dM=_m-0z}{%36(~leadFv1 zs5-QDjKwtJwJb^%ytu|S$c1=zf;gG99bbV04yeJTX)oQuaUx-*n)9$FN0m24;_ou6 zW)QiHWtDspztu0WUwWgF)KH$yatuZFti4VeZdB0xIC#kDQ>ld)4YIo8TlTcp2}u9^(gCbWiUpw&(4ziB6mVFv%6%R(>% zxofX7Y&z%ey)E-G)S9z~N=JrS$|sQ2Fb;Kv(nVBJMB<^{?1C%D2NU~EH$s<#EyQW+ zvDibsGH!dj*c;nCt5&12 z{9CiT_?xqTxc=Vqr@puTTz~b$_2-v=dGV^V8g)6qXRnrjSx@-lRcrN`M#Z`|4)2@0$P~Z7)>#`@-)sQtivAs#btj~L`PHgqGciot7Js)vSD@m>sLPNN! zoH)V;0EdU)pN_|x`hvGPnDxw7#uI4~QQRt|cIa$e8mScRTp{5=<)nR$rc_?9HP?6) zazNb-$V>DUu8*c)I4N@EEMZwR6DDp|vLdhaKbcK3 za7a3umt;Zkl%}&6r?+&7qC54eBn?StZF4nUPLVS#YZFue03hHmufQjfNGH|p(@3lb z<7vp`1`HwSNqDbG7$Ecv@Cv9(gf z7?}hfr&lFWN!Z(ko?_?$zB$^qF%tJw{2qf?5OfB9z!UX-dz$h%4MIgX!K`%6)c~nD z`m#9*Pm*gXq{mJXJ;Me`LuO5@c$uY&$Y`=8^noKt5DLrs7$v5p7|nuAnKY3}70eN{ z4wBrOXVbMS&n7dZ>57jjKI#SmHWnrncVpm1K1+iHT*!?xOam~Cb|~yjymvqhZXE7d z%PT9#gIAX4A~21}U_QLj!~?WMc3jmJIwAai;u^|=8yYtm1IsKrP%8~jL9Z!Iq$<(2 zr&Lemk3A`75zexVRu98FuZJ|PiFTgX!{pY4T-O8!*Q~Qpw^#?mUK6p){9%Td9>g(1 z^h9I>oAIPoWA9J3|+3$%>gs7&5BhXQa&M3 zsN85kDpR5jeTMimljT4ti*9UOuy(L z*_}(yB1era(+FjAdKIOi`XJ(pTKBPj7d7;ZI@Scj>E%fV#?8RMf28GQ%-HyCrt)Si z*fx%Iqj`GTw#6dtAu5ql)(0UU8-o|32Dr~X_iP;t!nPDR$CH8?ERANfyjG32cYiU# z5e`Yq3Y);b0Ngjas&BMa_c2x!Cz<8Y7$tj+jn`<2E^831XOg1&lCu?l)+Ncs#LaBo zq>W_(*hpMw(Qp@4uW+NWy)|%8bv?#W>n1~?2@{LU2f96t2RlVX<24wnYIi~kT|UFK z2qPjzo;m%}A%HR(V;CW~GZb?yMxwN=g6zQzBQZiyWc%4H6y0seSmsJ6uvnryG%jpC zk!gVkK6?pu=#?Uc%QWo}aEu@JG&9?OT3B(0`e6}NnY31sU0qJeh9{AN2znqS%IP>+ zI=R96i2U=%u_c%kj8{B_JY`@K(W=w4ARGbv)E67lS}KwpnYv5B92fH=Ez<{JXlL!6 zTuLYvu&4T%CKhr7Vc|~;MQl6Sdcg_IrT9!WRX{Q6V-Au-nK-D%gzhP{fB+7)E0$<) zdwhXd`0)vJhj(VDu9x+6W6|m%&2jiq=!qBP*;0lg%i{hPV1hVs!okdAXK3R10&+x> z3$zWiC`ow6TG&(PP2(-RIzmVhS1eW^>&q-i3umu`-IJjg-f`yT>0J_=?Sq*VqqS64 zyqz5Kv_1itK>;yob|C!I1UGL=%4qHDnFVi5ntToyOYlbENNtUeHRF9Cm~N&Ifh?ln zRBHB!nh->d#aCKdc67^?0c2=tN(6~e8Wp8mE7&uo+Rm+Shgi0}sWT{)BErkKvAhr> z3=FqkvHXYc#T3dX~q_{H(aG6W#D@?u0kqXr=*{RnWUrnNo*M`%PNgzk3*Xl?x zPjzECA=n-nW_&fEGRqr|a(FYpC3poJBCC`h(sjG9*6g@AZnHSvSS!Vvz2u2IMRazd zBuTWBBW0%15HpPT{XzJci|no2h+Q!5^)2UxYOvOc;`YO@CxplGoC@Va!;+lb|7I)d zW0anZ>6a&7&VaIyZapOj9xH>*T3fIzhkHgoG0KlK$+mP)!Ab!j<&*U{?>Hnz6CUn! zIfYTv5?uEd0>6tJSjClcEJg+<$yAv|3fUV~(> z>xBf3*kVwVc0Se+s!Rb|7kDLD=njP9k~Dv*~_3rt0H1nQuX4mMTG1&E9`D)7LTa zV{tObRT5C}z@%y9O>&qNo{)}_EG)TniD>Q74+9nxZaD0P7A-m*=2BK5(!3WD-RjX8 zdInfG7M@17lJ8@8x~pG!Pe6;|6>AX5-Pm~(I6^*}t+zA|P4Ehy3oQ$c=3^EY4N^%i zr12njLRJ*jKOur-$b>=C7)H1$EQ_28OUw>|^&nJfRz(#a*(<23^D)kXQozK%2o=v3 z3?qZandfdK?&UW67zar|XZ{H~aBnK(66J?%2mBZA0CH%WT^I@~Cj&y|MZSeeNvwv+ z)TY%a#fIJ>KBh-{lZiykPs=MXFzFXMi*}(Kb=xV=CYjV0nHunA65|?&_IBpLbadF% z&P!^fAY0|~MC&O~!6`SZ?>!hPj9>N&M@?*S(NQ+0A$W&~SwRih3T@2T8@dh&|I73g z^SBQ~r$<;42C;k7gi@iU23w9~k`Qni(F@TJaKGL!JLw=fmh6=KK@@9@LTm+~Y(X-= z(FO?%LKg<*(oC>%`VEDGF3ZYLZh69iIrJajHOeR^Ro3|gSHfw)!J z34M&b>BGj{#{uZXfj&6hMw{x_qo9U;5<`IF>Dk%=b8Dt5B-ga~8Li!5IG}#=3L%e@ z#Z@SbC7d91xJ{na$A+4kIlQF7A{K4&tbsa4)eqQzg`a0x5CKt* zEm;FHbEcX}pz1j7b`!EbjA2s#-BG z=h+-fr_2pPX`lA2pu^M#eG^*pyaN(2? zAYvW1(#Hmhn>`%fFs8VJRIC~Y2@DHGrcSH~#(a!}pxK=J)SpE-IEp!MPO02lLZ8xN zSvRp4wmZpzi#u;g1Je2s?YA1KEO z0ilj3?%t?H=8ge&HI%sO5T9pb2DfQ9S>J@n;lJ`R;TVceQW5Y-GjAW`!om+oEr<$R zw|1adNe2d?9mt#bez`Kqkc3=z9Jyc*y(yYmfLwNM2Vo}T(rBPoB&_9SERk>B5N%21 zn^d!<;30aUy_* zj>tb(Mq&qMyJVm=A(V3Pk{VhYE%+~ueb^f#%GC`NGBlckMHY@<*Pzd{&FBSrl|ah6 zlskB_V4sh{M3Ng=?rCB(ixheVhnenCK^k;G=`1AAzyNXW$PqGx-Ni{ECi?tV&~5cw z%@P|Fav-QoN*d-axD_~9b8RVq$Tg4xld8L=K5U}1I1)oRUNg4YHE^5Ce+ve_(A9gIb z2_YnUllLTx&#K9uvb~!sm{i5~k~&LI0bK?mib&LP2_uyS={O$D?(~a|HCRlv0Azvp zIuIdkCSOtFIl z$j7#Hq9ZaRdnx=DbB+Tdj8RT6PeYc`e0UcuNN~j-Nl*lGhV_$n+>uBl^<9*DBm9@{ z=`iimgzdaX4l&54Y^#rno}|8vnI{QJ8M)Y=$bJa4^q2_^A&ESjr48Cbq#;&KOgG39 z<}rM|K3J(F$UT+TrA|GwXLCX@Bhw4)0x_x%!c8Ot#W1tZ@L*n{t979BCY&l8NB0V# zQy8$oB@fu{)AfYSec^Y9To5yTXTVZ4on%;-Jf}%p6W?SYB*x*M!eqM6%;4~LXd{!g}p*%HPiP%DwD=#p(Z|=!zSO@%PXXppOj#V)Kd1BSO!O(!pCb((F?B*v-L4k z>1zfQGDRmO@-0OcT&#rWH7Y2ck?3qFKn>nldEda^jA40{JPKmeUJ@ z%^-+ciJIs4MOwyba4obZ>1%$G6EZ&Qv`eiTc0HZ zro=tlM4k?Yz@*B@_{|LwXKq?hUu^$`Q^{#GN*EqQ7!;af?>3E!AB(Jr!L48I7_LLe}JGMeKf6cmgBf$YizOCSmnbY8NrDxu1{*^iD> zW!G71Ucq@|M5UgZ^PoLMzk_2Sb&kkY!){kB}4KjGbg>+ZyalhDlry72|dT! z<-9@oz)-URG`KXH;H4T_)1yvix2CwLnC=bn3+64uBeAHU=$U%fjo~3uF5+5@Mu&xA z$Vwb*hicL!MzaeNx4K}av|zFIBoT0Kv@>g0)iJ@9O~LOk-750J2=@vCUIOawI+5;U zx!6MYBm^T)_b7SJ;(at3`~V|b1DPP!psi=6ropD%IQ-^h(HW9}=10KvJJnu+!zQ!L zYn!nu1yFR8$(!n0H}mQ)iZq`Km~c9&03*p*Z!&Tm`z$XL)_qUvjF>M4d_=TYP&zn> z&m*znV_iU?xFimK++=ZyEc| zU9hro#|c;&IbNxcv8)8cax9f}l1S;YCJ!E?u_Ft~GYpiHVV1@|_B5o$p3PS1_{Nk9 z9E%H>n7WVAOP13WB}1%RC~&X?*gNqf2wSzFquhngVUM}YW5VxZv^432rgNv;5)>RV z`ZVjtF%!aXI@|`{# zN9|4FyMT)=$ShUVv6gfSMmodVR--eYJr(H7l2N<17*trix5Nh1&WZZg zKx*tn${8`yN`S~&5&vf774;ztnX_TnQTO;5A+B4N#Y--m|K?6-QtD1S-bjw(R*3Nh zpDZ9rWFR)@GAzy;%$=XnjPMB&(L`A4`f*7$3;U1YgwYg4;WUJ@Ys?}XVuDEUO&m)$ zvlxJ!cS1VmBPRm)B1XwK5ezq-9P@7KiFxxSXT*kgWE~0KoAcJv&Sg+)TlJ{d$frSj zNA~Jw>~)B4`{#AlEujiZf|m+Y{irOdEN|V?*qZgY(s)@NxunEq%XOMSx-q1G) zk>*Xiedb0qm1An%0vTi%aqd&5+t-n%IP8qv#41SKnE!$alu<`$QcLs(e>kA$h#Jsu zaZp|&>Uz39$zTyR0$)U1IHV6Hmybz|CUz!RnnWxw&wTI&i7l`R{M0eY$D}|U1JY7C zo?WmN7>h)H5)Y<7f`s-lRs$y^C#MwQxlgoAIwZDRg4VK{?v#%SrE%CP4e2}bEhd5N z7~B!g2k1w^@RE&Hs-dh-X^O5x)=h&LLWhbL`-U1&b0yYbG~rwozN{S=$DT$ptJa6! zbU()o3~yL&me-#o?ZLZu$XWNUj0C}g(ZTC3v@?Gk9MmpQ*{)3Ff&%L7g5%5<5uz%g z2{mKD79tpeZFa$%+6kXknrm7-2qBA93hCv9shr60YjoMuO0y-k`+5dbGYa$~kyNXZ zK=E35iB%cdCu)%m66XpeCtKh~SmW8so=6C^+Q4A>(Z;Yow(0VNx7-zM88a zJA~lsXIw#}#O1t6@d2d+e3IiSpk#TYPn83wJ7`OIK`N|unB`?$mVIChtN zL=nv>;&H0geGIpU!Dty0kU<* zZ*IK;(U=6(yjM#2zT@}=&`VL$`luy^9>j4L)tq`iDbfwjK?hk=xi_W2U9MB)6SPRs zEUzF_WpymOECwZBg3Pi!SpfzR>#W>*Ia1+BW(=>vc`JcD$u6&}=3E3)SSo6_4Yw>z z4*#GSl}5^~j|OZcZYA@>V<`TDfCCbhxY+S1VV&$p@Z>N83S}Yqf{XU`OaAwd<_%7S zqbL~Dw86}Q$ly40!sVkrU$LPF8Uvv8DjZ=T@*<-8v5XKQIv8h9EO(DnQA;i{ur1Oa^-_A7+1*OOb0XxzK;aBwZ=i zBg~0BKoMWuDmK(!>sM<;Zny-gBu7#h^jcB}OlSp(Z9pL%bvU%q;H**KPLw)?y9q=H z)R32gX+%aF79{rPUe8x+MEfh9EWnrck=74^K|I|cJi7QVq%VZw@_Zs1%yKyr_9Jnb z-g2^1Buxi7L4hn%GkZN>tr6#G`ZPj^tB|Y4F<_1gcTL~oUxwYa5)!7V52CThrb9TL0{mc=5P0-Gek z%v5Eqb&{oE)7WVTKp4$7?5Te_1~o>MEKlB6vdlW!U*-}Bpoj$Ehx5i0Q5|4^rIx8; zNf^q){;I#CKN!!VC#+r!TQa}W3!xAvfFM>g&&Pdf zg7|rj$QQsVY9;syQk`qLzh6=@zR}vV^;p zN)Sp!?vDggE5;F%R0~xw8*9(?t2H8)o75Smhj)_U^2AA;a^b9r^aAjTJVw@UfJh7! zD3#srM+|9hpC?t(!Vlt%Cup+I{irwM+*$?RsxYq99N=dQWX>kjZ{kyG?nVhtDDV@9 zak=|kchBcZy}tyGk{S-GEK7e+{abHDSi}Uy`C}kY7AE1`NEY}F2t`SD$1wImhxx!; zVV}m`QC8z7%NAL1S&OE6Q~}Wa*00`(DeaKGP5DGlOqFc4A1JfB2d zOSUMx>eLOSIDySUQN-${kYo}Dd)|+FBWigM#2u(QM~~oz9t_^4xUJ}}XL1`wf4~#c zZq(oy;?nt(11oR~5DMu=v0+T5d+u+o5hbmKSmSA{k#n%16D*A9n~31RCH8ePPGAw5 zN|By0e5&aZu;BiNr~x2cP?413yzlpX^+ue-3N+gRck$Ux9FD93i;f&&I8kG~+jy&8 z(M{~@$yCP;4fsXmfjX9Mk{v)N9yeeg`BHC0X$8C+9)@8O!%ps-{m1`EGF8T_CyMn*Lk85nWQx-~FvMBBDv45^yxcBFSm6Ol0-#vQM*?UAm9;Pl`;VlaWeu$!!wE%i?0a^Cf&vM6C3LPi-9ilI zV^9mNc$$2WJ)f`Eh;y!oyuU!HP@nbV`#OL0MCyn{sT{0k?uX14hbhSYQU`z{Ph?$A zM^Fh6UHS-H;GWM{YecL$%E0g$#B}z20lSsNgIYvF1WXNhs8`+T)Vtl5$m zY-FOuEa07F93dgZUvQN>74!-Z1f$TN{zttL#n)uhl0@K$XZ;fG73uaj9hTUgN>pP% zGvh&s<&Wdmc)sNRSpM!W@C*}pYzybMnu0UgJ(uCAVu&&%w$sbk9@L=r?QrPZLpgl@8XA;ovnj9uF9$|h_RmU_q4>@S9!Q3y|WMPKzs_pfBwMGOX1qDw^2oi$eP)Z{isXkO~ zg_IGU28WmDtJ^88cKo^Ch|2ZqbmR%cGCVY(Nzs)?O9Z|A&!xy;E`qdi| zyhN)7Fb?H}>5G;eb2J*|va~0dnY3MK)%JS6 zS|h4&R~MCZBt*LVn_@$6J_R*e}RV*((=xZDLqIG z?e%=MMnv+1DS~&)YDwTC(!-{5=Tv6FKWd@yvvQQhc zZ+xiUh;!wCsKGo{aDen1sEtB<2oS8IGJhbwy+9PCU`3*#%Rq{#86_z`rtC|hq$RYt zMGfwA{_2g06GBc3_&p4bw_bZ)u43vFH z8$weAb+p&>)f!QLb(q$xEX`C80v9ASB)j3R4rXJSYQeocAKO_aF>I+)1nU=gMj{<* z=~PWYDnKjl`FyoTEQ$+8jX|a0%f+N3q!3af1GR&qQGI6F-*G4Cfv`Fx4FR|k93eAN zLPBuO83|MCUh7wDMDbk#M!0o|H(FO>G6YMkqpX-f?(PTzT$TVwRIt3D9bbH#*^+ue-ZUe%BK&3z__g8!p@X8ek-vRm#sf4WG z2-HWU+9wj6=F}w&CqAUgq?saBtW*1)zj`C4*`$m)U>2D|3gAss$Iq=AjMD#?sGrtjffEuMG8tBEID2(SC zFE;MG0GjUzBO#Cmz66(n+klJ_T64@&gD$17a0Wi6fT=^R@lJAFa8mJkB^5ByvJun@ zA=FmsEZM8jOqph>*s2%N*=LXIji`1mkp3hs`{9D*ZHsn@vEhj6LAhcRCDrX{7kb2cH*cSPt~VlkwJ{TL#1c^w9jrf&Ml#p%3_&yl7&DaL zUA#z1e?t!w!cXNJLm>95OqRTnx?PD*NV-KJ^6tCKDfNTO4Q;PVIVP06f~%YYhEAB` zAYviXt>HV%iExA<%UKGd^L#pKYBqI3n7ssL+GwOE3uEf;yTb)4WKy7@L_^JyHT0xG zF+&Xnho^9c;h(r*J(SWu_oUv4_)7uDI-*$|V9(bP3onFetXM7^lt0>?B5U4e z>X6VLP$^bLTr;taQsY; zr+S%^zpjr0dfC2xp0D1B>O&BQ z>TRVwy>I~%)@%f}^$5wD6o{q+CI9fQ@*~My34*&70jb(#fl0Io3R9#CYaXzqovObn*E3#pS2RXHUNP;nB0J#$Lbg z@qCrWUW%C|-Jwbg1AxYkMh!YxBoT`N>Zw>qw~ku6e0{fcd|QmW^WVEQLtiy{o!1Yu zez(U*7oQ(resFa5`A*-t@Bgdk0H+X3NYhI_ynRhmH4KZA!-O+ZMTOl-=&#fgos0f0-O(E z$0S|G9_uyYDNnTOepvod-sAE4^U3jxlh4n7baryNUX$gnr}LcoSWR%bV-Q0@aRa(+GDz|ZvyqFW`Ulx2 z3`i&?t6qH7&~W4Gy!Ay~^xu2$mwxgsEn>|In{U2|8!z_O7xA)4qwoLrn_a}qPd_>S z^62!F&(d4)UzyEAU1g`%{7S<~>t+&XpeT?cWT-ugzEX+69 zgyF@LFHSCxpIpAYIR1mG$N7U#kH0wj@DL;V|C z#H!u>&1Xl?Z$Ixf%SP)h@U4&V^Lo~Qa(Z-meA{XN&VSVpqY3ah{2xwbDN~d_B4`Nw za6;fKlva|%=l*P-_KI;|f8J}Ntm|#Z>(Bf9|Nc+k+aAV6cUQ>yyZ1Vk0~4wXEh zbA{Qlyj|6Z<;=f#=irm2`u$C+c&%@D{&Kf2inU%Rnyo3z1Fqh6;gYOP@8{(?iaUbK zm!lqf)o>fBvXOF-{YM{-UIbSe;0!moYOpezj?_21A-va_I!>&XTK5=Rb-8@BQd!K& zI1Vrd7fyY+6)c8oD%EhMl18{dEe{+RW;tG8x&y2rl5fEcSt!Cg|K`u%fMBRP4=a(d z;qH8^C#+_j!`D4w)xO>0fc?sUxc8P9bve(!Al1LsMXgER@m3Z!FZ&HFpw7e0;uEWlKLMhZT6Ejiee5 zzZDuY9LciNpq!|pbqRHjaW(CzvYkO!%e$kd*Z+L4F6zH#W4?OpzO8+K>-a2A?nh^* zU#%BmLkz0MR}cYl%}A$nTPe%ZLfDDZJA~Lmr7HBdrO!7K;({J!Buivq^e{=5qy>BKW zs@~x(?%3BCLT@HOTzwptdhIPN<+efnHpJXp+^nyCy_T-u8%beR@7VGJ|JBTh3d zELSO6`?n;7-kz9Sow|Qn{_;0|?T^0EJG@b$UZ6bR6t?pJzf-rpW8eK}fBAE;V~ZQ` z_9gq;`l)*}A^UfAt`|Ff_rLp#Z*=OajFr_sEN6J@uFBhdhovJCxaC{b z2!E^fr*CbBZ|fZvkj=L#=ilayTk8I|U?HvK{LhoSwRqdN;i{}||MJv*!+6Q-d(Tn3pU!6Vq`1r-~ZIAIJj-#gM;DA%k%Pv+aG&$`|LQ3QRk@f(H==vTvHt>UJ)>0 z&CjqyqwPvHNYWNJ4_i6+`1JhAPp4-`pPqup-2C>aZLyx~>DZeD&8|USs+5uMfg?a? ztJn*T&-VOPL+?Jr$>}SrfBD7m>C@56&pyBH5yp7QbWKL>rh}@4tAYge-64j+l!q!E zd(#qeRhHnUk;~1zw|-I|8=YK!J~sEq1tL_v27x~)b=T2K9S)?1WG~`H+(O}N)>I}9 z!*wrMBGXq7P&x9!!C_gbPhM?5;ziY|Q}T}|%SOX`sN_qlBYnw`a$`2vlT9M4yMmcr z8?KD^ez}_mf2X|m!TQhq^A3)A{4xsU5ekIkwx@hTbrOzN?EGV>@?Kd|AN@NeA@=gc z@zWR25BpUQimyfo3FX5o9sEb7E1V2YH!LDrG+;BrXSmF(t%un-44+80Pk;aA36Spb z+2zN_pP#(AJihq&_}RJd?9P{@G#18C#7W`xG*8jZ5^o7KxWkc#;m)LPjLZ3M9lDHt zcQM0qjkf-{Q?p;wow7ov`mNLRPmfMNdJf)n^4}j_o}8amJ-$ZLs;bk*v>SGtQK=45 zW;pBW6%}e}jk&HKzhX=extj6g zj8h9;?fC{84v`%uL! z0hejwQrEvCZ8*@L*?3I-_^}X`w}v{2ElYz|FMh+=S)n`s;o7+Xejv+;=NCVnovdwy zYmbtXr#-|_wXCY?^rThMs9dUx$pmYcjsXyh-Sio+J;Uo|P`&PmH_rI+@zK-K(UYGp zjgHE9(nCsLA6z2PpMhus&bU#UQKx~OhM790sv^DVovzKWc&CL*E=O|bKX+<&%3RF& zDZ}OX?33x)lZ&tH(elsTQd8&7OBJ?~TL1(YINNt(aEFXAjPvzr6gNn_eUqPhXcuf(UPAdWb?TFbvgm-k+k| zgILE1Ki>3|*b`TX?c$&Kb5HhzrR>8H#|VUoIJeZ4~=wl(x?wbJW( zRiJr&yw@)ms&G{5P3K?NX2y{cNTxq7NsZ=}5^L3WRR@_vXO73kB%EBFe0hBKkdV8< zK1AO+8>P3@YzBQ^WcEPE8P25&S-HfeUxVnV#CGQ9IQOucMcAIcz$-gc;xN>zBfk* zHtR4j3Bh!o?V$!6h9916RNLN1f79hwX!f3#$Cz1lKy+?LX=LmtC@nhrluxuX8xtye zn`4{e&I0?U?|S&6HA7DwMA!XoY7cTqr24uuSN&b1Wp;V+^)i(e0*pPbbR@MSq2KXn zt1RY;(P0R@wF*|;t<9R-rC$GPUl+^07;LpnA09tFdHHO6i5CBQZ;rQ*qX)vQ)qDWr z?(hHsDwdY?(rvkVg@uCBXzEH1mD=qkxWt6kS4*r31)=6LD%4}y&iUm%y>W1A7d|`v zJIOY*&sur1yqaif(rvpeRK4T0eDoijeE!A3BX;l8ql>2p%Wsa)&n{2SULM~&KfCwf z+4J)kFHUkbet3TIj7xsC#5)GVPmjNf3N4GXafOP3sHt@`-h!7xWHRI9A@|3?-EQbp zj6n(S`*Nvo7}TqkZN2{EM%9FqE*=OhaM(;0&m%fzvEy#ia%h@Hz>{esJ(_MDaW&gY zk6WRO%TLCqKV=SIKKWw&)syP?R2VeUddcRr8CqJ?s#s5ZY)vy13rweJaI>8D)}c4! zBdZT4P&FBUII>rtA3d*n=^39=Ywi#aEY^&Q(`=5g2R{4ArJ(7boB{+4xm{PDQz zeY-l*YQgSKDU{-tAyDj#M!6K~GcjrR5i3@_@3o;mLGaBoq{Ifm%HI$cQi9N z)cpHC7H_&iO&4U!9(O`skT6SL*S0E#rfP*#(Zo zq;c2J`VsO)D}_B$zqzLHAbN{*yDl?Vjab(6?wuPQ5&{?71hy``{jIcVaDKd6+G*=6 z#O~0mJRBGcowS-^;ZJk&XXh7J&%d*GjBL;)bDpS>ufnteFlz(it&dJ2^9oc z-WaPj$6x;%fh>(gCYrQFRq-}ydW`}xm)P0aEP?A#hNk;OcY?Yn=Z5OK~!^(a+D}C=F|fIG!eA7#4QN!O>4ROxjm^X(2QooIP1^ ztIST%e^#}q6OCY58*G=JAfR4R-ltQj&O4Yxd6@#+%NtZRqDM2u#ql#?Yico;!Nt+% z#|P6_M^7#{o@R4H77tYQFk(543FaloN$ea)P-0!;It^^>ZR&~$+6+ssc6d2p8L@)d z=gxeLU%Q2AR@o|76(6dT)6r@OHR_mV;;grgyZn+Dz@RzB!iR$~y?2JJGA&LJK##9szF%Lnsu%b0WSe4$~Flc$fyQ}BC z{%74oa`40PoA0IzwSx=5Hk4`EL$AQMwqZ}MQ zOAN%P+!3RXFHWBQ z=IC1$EpIu8ilvE71d$yOOB0|B{mLWrq&Xymy$5N|EIpf5y-?3`c&2?S;{6`;G zEoXn6{yKW|X@q7zkq_K=8t~vm8zI~5O=#C^QyHpa{Ila%&qt>}tyF$G?RHRg2^aCx za!jHMw4iKtnkf4Zr^o;{EzRWm?p!)=DAqRvmEZ= zK+pw&+tIUSBI?Y+czJUAlqvCgOQL~2#DZ!B(vDumKra`YZVZ-KW=djeovFKd+|6St z=2z0%6*lZAuRgt4pPMDbHnr#&1qPilo&zjs?tN2$Q|5~MF8OYylOd)~OB@s9pV}&P5TeQ?l&Ros9HL5dmaBy!S^)^2O0&vr;Z7hHdbnY@SOc?ns zEu}(_3X7tx#8`8p#`=_24O!OjcBdy1V+QDb%_>MYG_1JVi2{w2(=Y<#I8%rZ;aL20hsHwz`fsNM?=@Ul5-PPI|^x$9_Sv|ft zIX-)Fa{1M@L-`PF;@K@*rkxKmd;wpm9f~i+ErYZl*D;tt)%3aatJ~d=tx?OnEpa7( z*Y3UNfBkIZ@{6lgYyEuu@0N*XFVCI?C@~5aX>mG4udm(YtlD+3OV6p^cB~$1_2;AK$IGnr6;jEqyd@Koe6&zcTW@Ev z{6f1sLJ`E=cgPgow>nc%i7iX6B%^mmT?_UXm#gFc;OxaiCf%iM#x?UGvubrT#BM;| zS|f1;!FfH&_^28(b|vb>?AHd*4WrtF#i@UB`G~c8d_&Tt%+{8`&;eXqmIPh!T!-Wp z^)`meHqg_Mp|TQtJELv9TPAq$(F*Fc78pw-HS=_u6AVMn7$SN0RpQ1XE_xr08;NW+ zc*kq|D)g~i<81{Gk(ux>J~(=DIr~f$lYd%5K35rzOgC|$Cg@l1_d4nF!S6-jhlpSB zkZaF0(IDdLwRQ(ABi;(6n(AVc?0^=P@nTptmJP*+2%V;0DAgU7wNw?qSe=d0(dp6I zlZpgZ*^8;pWnpn`3BV=V2{%NR-uJND!n!lF;YuLHWVt?O(j4oZ&r8itE^b{Wj8JX7 z$gw?xLu9y<0W8z;L@!8Agka;Ic+#2zYkSm(nj z-8Hz6w92D1Xo(iWv@vF?OXbW8CwsXDw+y^G!{sAoQiu4qS*McsW0EStf9Facdgw*I zmhNti^#7I!Se~oOA-CoOa^NK2_L6<_Sa)&9tR?fr*-BoCu7erUcR&yv!|&#FJ0l(( z{1Y-9c-`RdW-SJ%@D zIqGeTCK@ypVQ87hl@unEr=P&~O+o^!r|;&At;Z@yf!Zn1;|*Q2`s;ghktKxEwy50` z!I1KjsGI2MITe3x%N8OfH#9e1ybS)QB?jeOFBhD|JtXZ^7#by)-R?zq(jRLDxp zb4n_Lu>_Y0q5z!LiwEj%EOutnkp`8=8BfDHr&$)k3i(74=)11(iLC4&ZY1JFw?Q)K69qnvt+-5`8<1v^?$JuWE-lrc5R_o0v*0js$+? z8A@~9#IA-yAQg8fqrGN_+@INtXE)y;4C@7i&ISplTZRb;WOQFMB~SsaQ3dCg6K{^h zJO9z+we}ugNK%)ogW=iH=~pjKDs4p~4ssm%JKNAv5abtQm!j>EVk6X!O;P`=sVc_w zs#})gt(aAv(KN0LzB&W;0)pA1MN@^C{M-7xOPYmUzaHy<4*v^hDsiX3fR z?XhmkxGc39@5$zAtSxRf^G~e`h`vUf=2#sZZ?ZGq#!SJKm7i9fPOvJ&>!xGs;dcKiw1^-wDfyEXuWr{`K!&0&R@3}mR#A3;io6XZ@K(`h(SX=lGxO&5rXV0aboQ}^a6sAptaJIMhbvn`|wvamy`*LGG))QZo6>$cYKpBI%G-3f#`He|m|DZIV^s&xt$RN#HXwB+BR5=)y z8XKrU`Au$dL)d@$bvFr7&Cm1+@%%<@iffIA)=7-J*%Ny5Ob)_)+-^&Qdc_7Zq%2H8 zHKL5*7Lk}bp9gEbID(rycvHZVCP^DYo%IeGYD9!2b303*p@=5C4FHIhQ*&*&au{w& zEq`ZD-Zs>m#B|BUO`4zVwdDv2dAM2;H?obwC`<%ccBqY90u1sZ(gI{Uo>QI7n_jHY zzNn%M4Vl&z;VkGuMxAwPBnvDh;SBqj?$*{lrcy5rlyW?VhY1l(Wm?E9=33$?QF)k) z*}7Awi&vT+y1YmtQsh~7ZIHOTuRAsO<|+gIpxnlX7w5l+aDNLsvJooo!#!cIFX+ooxcpo>#KW@o*bPm($i$tIu|Mrdhp=Uc>V9+JbCdXxlw-{j6dASnLc?| za;E+`_`&oiSD*jl_*FjdkAn}#kFLJ|?8%FK-ya9lpL}%n{o_~X`My667@t?)fAaLR zeBU1jqX&<#z7P17@B3qMwueuShhm3c-YDrhs@fV8W)~-k#mhxXD>r(o31iyRDh~mJ4Q`V(2WGe%WH1v zdt+2hFl|E@mWSAsg7%In(E$<2GZftV>a~fP8R*k0#8+mm9(ZeRMS91@hxz#ES<+!u(;`v_w_!615J)M#7$W_{a|^$BzuOuqQ=9R&f|4zV@Y-;zc{bNC zK!PuCnhd(suyWGs-FOo;i4{!9fp^=R=!oZ5FDI)Wvuegg=)GbMTOuobyqUyQ*lW{T zoog@uHV{#xzyk-Ym~Am$Su1)Pz{{l9zTTfpchibY36P)?s7vyjQql!$&=QJ9`=3}t zli|WI6$NSpC#69Xum+V5Gci_jb|@6?mFJL{TpvPA)Qy~I#R-Y)%i(Upay4k(SX)BE zD!3^;K6A9WnoJN~yQS~kSc}?5r%Ckr0+9!wwv!@zV`7#I&Gu>tU$WcO-l%cnYW!h& zz2T=X&QHY%?tQ3)GVgo8+4R5GV%Ik}V)*n+&SKRuf>a9#fU1}zG$l3eg^6gMF<(kt zW{}y+F{&8Q17G{m$ImYp?pxJ#?eSF29-n_|sfg9|U!Il<#~HU z)ubP6Wz!aFXK^J}RBDAT)#Tv1lED%V)c2c8&9Kt9=@x`(bz98281m*RtKLxVv^_;C zD>XxD!khu2wJ455a3cs>E#oT%fZ5D5y|_5PP%Ift*7ELN97np{APL^T47m!Bn|8w7 z96%{&OReZo?>9#e~kZEOD)Kf6f|l&Juv1lK5U$!9`GL_q}*8KfJl z5W8A$4IMYPZ+FOw`KqKqnXA?42qNj(+}A9Ka)Oo`Xn)P7nR2IE8aOvs&SE*4i@9nF z0Z@#wvnB)!3gR5{Xr$95z?1kERO&(*xVCNXjBdiRLqoa|QMXSd6s&khz-EeQJZAHJ zoU+dm$49}nk2U2nfkb2w`Dlu=MCWR8%0>bbVKs<5g_w)otAt?qxEelW{YV z4OQV0IAriJ{gH)k`bv20@MudxE*}1B$gI!7h5%Uqyz2g!8MW?g%922j7rak{8iQA7 z&*`{5=C7-@S@|9t2kFM^zn*aC_LsS2Op#RxG&DKAWX%|~DIULe&(axUpa6N-m-42| zKYqz@Ji7$yJ->jrs4}eI`yZY=SRp8B@VWH^1%mHQ(Ka5X`Lh5$)|5Y)eZYBGVVC1L5^9*c4OPOr(O;l zC-<|Xm#3Hae*K5%zk9?5ywa`Pzwo;km($An6u_XysH^&I*o!^SLQLrzbwJ>-KxX96 zrg*Lzb>k_zH$K2Lu0_>4sDT!^649HK+NacLi0}->Z_*H35_`NZ)VRI{i%~ZopmXB` z+;jvKzv>-oe#%#X2kC^XF4iD{AiR>a-a0FKef~1&#`K4k(?2-7ylHlPERzO%c#$qt zG(f5)K?s)7?Zd?Np$jWd!D`GKk6zVU_Y?2KU!&$%jeAC?O{lP0W7^W98dJl~Yi*+O z_=DfsK42+;8dqSmQ`FYumud40#?T0pOE{8X8H7^xhidf{ga|2`DFoseff_rU*5E;=ckSWl&#K-H_(2FWmG2_^-c9DR?~TBC#|4Jd zfYh#dw~ThnyM0(m%Q01M)k~(GTS}VIt3en91jN=>NGoxL|40+{43OJOB)`di?2HrZK4h!6L=m<%~tlnEd%EnaQPHq;_5~& zaqg2(KldGM7gcX9bu&^K4Hxac(SicOcp3og*d?Grf-CJ+XlSJcb8fB;UB ztzmp^y(k52B!?TlTi)O4DDSn(nO1Fdb)|7f7K}veKqaIIMI4y)7N?0ORP{A&umCFV z=j!wrbTucIsSlq&zxW}WA`$4SbuQJVka18D1z9H2R%m9z@C3jO5=w;6IxByoYQ%C% zE3&klXqBlVeJLZ0{2U_^2=u|g*~fuWvqSQ8`E_RwusIUrrx|_Tg432m&J#rfg^j&K z6i!Uw>PkKwew?D&Yld*%sUrrUM{Wn6Ib1%mfmt#kAmOGBS|OoXReNM-)yy9=ZEBm7EiHU4y>Nsh8I8!vSH^J)pc1Q?=uCDQIK|ZG*v7`OaNRF z{d!hQP_FdWO{12DzBO00&kAnO^7#Cb{N1iF%Su{$soq2hdP*<=#bvz(Z3ORULnv!r z-TF9I4*6D|`r*;V0~wZ*g}kN!^3?LXf_;otlmXVf$F5Vh!PW~LR2p|Gn7+J3%ctHR zvOM*YNhM1jcXyjfrRG|%VkOU9#E)N`YMM7bf4+M{3eWUddamE5^TGVx7NKT3i*kl% z#Q!!Fu4%5aBs+t7wxXxJNgV~5^%?YgxYC#!^m6RcR5%1rA>`f{6YqcnuA)FUjk+=G z!}FhoM)T>*QeaVeiddn2)NFxi#IhH|>jQk>?=-t=h1*?~+ACpdzMb*PfVb+wnwzm& zC9-nWlB()qWm{Xq1_YHFWIF*XCKuQxOC$=$+y%|JuMW@VU~l6|7s335sCHs5i+zMU zX-Tb(n!#F60o~&a0;U}H36^$O;$-VluSQ!wYZ=sDUi+#mkQW6?cFjUC+)`?Aes;s- zYF9oGcJ09IhQGDVYZw51LQSi38B67e-fcbZ)_`wgb%!s$nw)-h!{fFP%mSEk3@5lL z4x55(s=)w&CX8Bq+zB@1 zQVS6ReFYQ`UenpE{iXCa2Xp{d_d@~X;+))q04!1#D4iF}^%D@Vor>~?aDNamlNo-2 zKBmr%i&8o2%2rvv;paCoQ^cwVrAW4;3t^ay1i=Vdg_jp5Ty>`~-{cCuxlrm?!uMbJi-_u(}H>t*&-zGrZu`VU|ID_ zt_bll#iH_8?!OmT)*^^4d81}r1tXJBrOk$ISd%N_wTug%Payv`7Ph>!XmzhAk#}F! zNI3u@7>VA(s-!q`nry~WOfApt?x01QE=xBTNAdWIN3D`2Ec4<}o`oNUah1SLn49}; zYXm7a19-$LwN^aKd9RJSIOn&qs==EmI0YtDbxNp(wpr~!Tlzo=K$FpQ*mP+z{ElZW zCmNt3fvuYZEZ-iCp=?<9_z;Ykf`(fx$dS<1ZU(a4n$i5u(qRB%l_MKP+ZZNK`KxN&gCG5 zWK-r!zYD1=1hu{Y*N0th!8(AjK6$U1TMDiPJ>6oN!FpP4p^K52nhTexBodx==wj>a zZ4O&8_wmjAba`XsO9QzZ+|j&i_MnKiYoEjc&il6f&A7XAPgW;yW5AVgm8w~gyOra= z{h#;dFq4YaX(oQVgQtdssjC2hJw7H~I_gJg(>dsgh!In9*v4&n*b#MukD$e%2xwo+ zFfFO!4nQ#}5t(G2gnNKgSU!@(0GZBgf4Vw&Z}ddfbW_($QCRPmWOwUt(yO&t@17k! zuWQl6zYv|SD*Q8DoV^@%;L2U$c3MbaX15;YINmg>4O<^qL^7pJpj7=mI9mkuM@ld% z-L1h;xNAVY!O6wEm%Ii~>;nuO!saMC**-qE48HRWDL4HL*!=ujpsm;+>dA=_r}i+6 z=a4M$#AKBEY@k|&agOiCJvHsdc;(P83(Qxp-RjRA-95-Mm&FqVy(!cVh24`K{LzIP z!itL0Ji2h Ae{;hKq!IN+^_hdq6^mtB*{t*Oa#t9~LhPlcp*Ne5 zq>8mzEaRb&JbGREaBhKbJ6}>y!?kqn#JE58yH%v4HM``F|5mXG_I4tn95L96M z0(u0&Uv=w{+FNk#Z46j;>DFpy<#BMJEP|dM7U|6_P`{O_=6pc*AF1$4I(k8CQ8(1D(0Po<(uH)(X=ZiNf2mRscqLgcaiCEv7 z#j5?v{ChMbr%8bwA5f`6!oZSg!Ok`Z4Yh<2tc6>(YOw#0xI2N9{H)5wKRr{8D6$HQ z%QfQ$iVUghn(FG7MQbGk3E4?dWbPyxl7Vbwk`O2mxFDd{2!e_WD7fMB$KV1ks36N_ zRTSll7eo{hxPn|4P`HTy@AFnycXdzqq+UPr|BoM&VWxBHSMTqA&wI{up7Wg9PRfN@ z+Wn%pvMJtlG&_5@4q{Uob>2MJGoG+4F3R1bH4*X>4UpLyf4D~3(|p-xa^JoSZ@PwB=Y}TBe49-0{j_53y0h}x=z#>ERQ|?V z+>&gH{FS;LF;WQ~!+6LwZ>;v-c4uGss_Sn!e*NmA%gy)D8y2Gz?cpa|CC!d-tk&V~ zssMYqx!k8QyyLTvX?Hj|r@S`zdMUi|HK2cLPrhmhpt@`{xKhjH_|gkAi-tBnZ)R-v z8D;fB7SpLX24_L}k8fdcbDxCyDUE}6m6{d1cM>=`)n)iVRW{MxBvC@ zf}MJ%t*C46gV);{&6{F~J`#aNjR0FmPN&IAO?M!eIu)BAyJ2$M=S?NGF1-5qmTczyH#7jF6Bd#2 zOU?+4C5f0_q$zo*B|1&W^B*;5O}v7=KYfgR`Ny8P(fxJ&3EP{4=RV79t)Wy@bGL z-?*hxjLp{CEH3UaHrt;Y&#>qLTp5mu8sX(B<2Vq6)rHDdQW>YMpN%h=jdnYFI?J<9 zpZO-h(K%{gCrX;Y>+R<9hKlam6bKcg;&L{mOd?yx=~9;I;pfgxY{_R&U*dMNvpti) z?^D0?GrN8ih)v3YX0sCS8mVS*T*^L#4P4a&iRQ+BnYT3iR=JW{e!P2nZZ^=yYkL){ zH%*+;y4g`SARdS+9;98i6E=OB&jYWU0iN4!%|2mn-8K-`xz3=u{n4RAh?Y%UU2Eb zs;8c@jp0gXle^t^($Bu`@&X#~_I4~((*p{hbQ8t^32+DKw`_c= z?Y8EjlS@k-%C0se=@B%6U%_r^>*M)4%j!e@m5>}<~Mn1CV`Mu1!is{ zhI?5pUt?NwJn#|wh1a<6UHyCZ3j&OrEhuVvQv2`El_(I`VKL zyl;GRtJMOXiIWv5>E!6y#y;O<4En}TYrAEckvd9dczUqLv+j$XVRjBp(NJ? z?7QLhrmNU;s*2GbZ0&Yo>PRW%N97T z>Dl+3M#tyPk3`v6$AsA(a7s6T6y6jtOvuR%*c+tHP~cVasjY2%+MJ>C+D}uUy32&N z0TFZW2b{;pNZTD$Cujv$OQNGIM3q!*jdN5A(RoNtOLfb2T69b%Ly`dN z>u7eWU7oEKns5=S(N#+o$Pf1LEhgY=y;4FsT9mdJ27)dSShowPNAEy?SUA&@k>Ose zD}aBk>2N(%K@c!Zu?Z#~5z*0E&pAx|N8TcATm^!YHw_SVNZVpZt5?LzE8C4 z5wUz|+UX$!Z(h(9DPNBR@cCq4M=3MUhGmAQL|2? zTl3&Io_*vI7hn2K`_8=L_|0eDc;k~UJNS(kKjO&T9~_(g!NnK$53U^i#`6Z>v@gGH zZT*&&{ORD_a}Kt*e!KCr`O}S`J^Q?iW~xGd zYl2y$xb!npcCyUrit%dG;cm2Sr!A`3rzIHWCU#blBUsX^A-Isw#CsB%EVShMYYFhwTKxkzp; zDMa>+4XFD;xn<-)D_xSzrjh9ZLx6RFT<`X?UsaM5!kcDuUz>(q7ThI>wExK1sPhot(%NyG=GNhg|Jfra6d&eZGz+Qs1P3fcs~%#=QI z?qxSUcIWQQM^OX?2ME|YX?lx53?HPILIKP)4_Uj)=guf$)86cp$}I?dxbUiD+lmQu zU&&Y|!+x|{MadzU3NTA{mpUHFBKW0l`}sR{&f2z585}!#{0M>JU327oA?Yb{DsNYm zQN$s+#-)eKb~wytfTO;ml3uCN#)a&xzx*HOlDZ zjoYm4+xMV{Yy@#9Z`_1-FFek(9-FUO&Alrkh%!cwA_xZ0f=QwR6y*>@O{5BR17;K` z+iw?}`}Uo=`H@hDupp0LaM9U2WhUl65<|zaRlqm8i!&pf1lPqV?kJQil<+RS*-HAz zU2M){$tQ1IB=q{riWIJh zBc%+0b0+@K!@OmGW@zsDFS+i9$InZs%{@EuGC-)iKpbK(P*V$n0rWcDq4wZ|aU8d7 z&kXI`_kc4!^X9(Gx!&!`wcolS1)B; zZ(3Jto65kI0_tv`)4~Dhw_Fu;R~;hsudu0=OvbowEmHe({jG1Y!`|FN*#pIQ6v$%F z*U??kjt)!EQ|xu?>`=dShM>DqH0_TF>}`G6sU~MHee08^lb-haJWV4S>`=$d;gMTL zN=(hqu5Rh8GNJ@+a<;v8HCYyH7t+=Ki3txRojFp`2~US`sr=!0W==NI*Ua-cobX%I zIi6+&H`3H7{FW{y?reJ?0)eWwxl)Lud@{ z8Mf84>E&XRY`gomjO98iQwB@oH~XaBKEpU75xAPz7*uK9q)FOpHMH9qfI0*BHg(H3 z&FtGZl|q;rKXFZofcVyeYsRf_d;L>nWdHYFDnZs=)>Mv>V1)lt8Z(dx4~?Ox;78TZ z%`|*QVm`%e`4XpLOz&TC;+mY3xZMz9OrXf#*ZAW=yR8VeDB-6Krt6?>ysM2bc|nF5 zUAuX6?Of1=?GScRs(Pv$sC>r+EQlMbC2j?{XKPb3WA+_)THQQV8=v}!>qaLpKX(0b zqj<=2?)=bK!8eSvq|#$ykwu*=?=9a&q`96z7Mp0e2|3L^bcfODvS!!s{%dK1eUu?G zpoIZE_vP2_%6NSxJ}X3u_#+4A%nbvD}EcmE1G&{05CEdbNgOSRpBTNHI^^fuu$ zoYR{7`>C5|wrz0C)9IHua_z>ww{4rxeIt^H)&hD7lHrSFK++zl1&tvG%5+w{V8g4< zzR@1WH{ME#>~{N7i@ud9i(>A>yp*d?T;?LZ{V!uQZ&WSyz{Ux!f+LU@;XZ~NbLHO8 zW`uS7_HS>OEqr+YBb)Jp%45(xv57^e(^73?;| z&zr>$vv0c1WU+bLCZ_+$Q=gl*P!aHz$FJqzcjlRQ$q52r3Pq&U;|x>RY6B@)1!Rd) zX=9Rv#8us~-*#HHxwdWg%`awfgvOrTmTSEyoL5G4c_&aov2izM44^`edCn_Pw9SNR z(|vBdfeov(6}y-Q@gBdHCXzqX0%)qamm*aQHdF2cQjMCxNGQGznWyfHiEZCt7VBT6 zq;}cyYcIcQuhWX{+g&HOE_l~_jo~9Ch$0ZCT|{-pMxoD==GklC-S(bq*dzOU>Kbmm zIoe*N_QlwIUwFekO01St)k<9@?a@2l+~%9vusU7CrF|N9^(ftR!>$9Tv$%`;iY-Ii z*7JhvF4rP`^7thuu9#Den>#-6Mr6p8%|jE2>?a^Ubg90~p*1wtV-pdWt>bo^<(tg0 z7MGs(@BjYqbK4@$L78a9kt{+S@FiIg6<977=0n`fy9+$D;4zyiL(iV39}EJ2;GrjT z-g+l{yP@EDYg&bAwCT=(Y5At^R>>GNYJg}wFgX{xwHcRf?EKwrmv4NUSjHeAs+;Q? z%MM{@19+t}7F8!jQzJGl8gm7b)9l#!Cv}Pg{ zgVMU+O=Q=tw`0#)kxh%UGyBjBFF1PMxfh(~;4b#IHtlTNZ5Qpj+vY+^x(on7F$lcc zMIKc&P=lbK5=~ed`mJW=>e>6nG=JLL9qa7Lm3pP*9nvw zb7<`s-)-C9(&mo1@#HSMZSI?ftR}m30rN;|BgC|*9BA3&6Fr}N>XZw3ciW$*-FD;2 z&Al;0pyr<5#743fD30VEzS+F6RH z-2~8>6i|IqgboF$gjj{|LLe1ZA@i+a=hW zt`bcovnkAQ|@$10s_*ON{Uzy@*q+?$WzP>LFRELJOrRURfs zqdamL!7GALJR>T&98*{KU=|~7KL5N)bN6QdbNdHpQ_QQ-&TR*1n^z8xAXedvHi^zr z@q>$jdQ;zR0uOh5(U~;>MVYm5@WizTi}~$ewy^t81rf{gW(;{RvzF9ul1YndL$^Vd z!%Ekn1ok~;c{lCt+xPXC9#L?-^vnm5)VuN~bHW~S=7Ub2xaKCZ$=BVmfu|R^#G^vy z$kOd{P2c%*pnE-F<`(3n()~&)%-5$+f)+zj**ss;&9iJ|7lSjudAkX5kAS4+^|Z`I z&rXRITp^(GzHwT$n$U3Hkr2;5P7ZncuP`z&$Uq}$)LQ6Q>Cd1BDbQB6ylf|{vaA}Ed?oRwFOfzN3LoTVwMfum#>6s;e2WgThtcWE z5&1oaRlmnCp)@_|v`iAi=QA`fz>PApO6M#zgv<%~ElRqvF^g-4JF}=ezk$9Y&3rhb zjEy(9-xR@7USZ2dy@d*}(uPQE-H&X{oLn~0O($=>?wX_5lc_%M*jD}L3Dc)Oaf?Wm zO9zPB&D3JO-4wM_g;kgD3)M%Mk#n)$4tr%Kc2z$yHXF@3#Gnv&^jV_G7AfVB2?pI( zY9ON0=`X|634s_0p*w?0S28S)-B>A%pGdnB&2DDE&*nm9U)}CEGs4?I1D0CGH3D)J zob;<82y^L866!PqW-z&xI@P3S8_vn-Ur|)_uefgWA?BVygVNN~Z%+F=@PD6+-!L#E zNR8e*k57cv0+p2p^gSzR%ffYiZoRo3_V!*|Lrd_lhQVSDxGrmpyb?KQUEpf>==@&U z=Gr2k^t+T8H5x_A$n=M(=V?5_Z(N1jG%2F(xwdRY2~&%E zukSDeK>Bo{#aRv<9)aYIgIDV4XvRcmOsml5`fBkRudWOI-8SN?^z_i*4RvM}8HzhQ z+=8uaZkz2JZO?DF770G3d9jUa4O|jBr6MA&Up;aiDc+_)-zmFy;|t!-{`Da9HN~Ts z9lz?>&6^9oam~g7>84yqCds6njH(Zh2!#l>BEtb7v!-XvZR6d|PFMR>l#=@IXJ$JoHu+sbijH|f zt45gMn$9I78%K6(ZSM`Gvxp?Vrlw}92QnNUTwWl<(a~*M$B%2Hw)fx~H`R7j6_n7T)T-7X8^|12yNKMuXa!Gi zWBpHO`Txsrvd5(Z;}zqRG&EeuH&OhN(nwDUzff&jGhlEuD@E`1P0HO9FZ6kOCp^qn z_*s^0tAbFXPa3&qt>D2G{`7S6H2;SqU}~0j80pgNG|axkcAK;J0AXyBf868OqMK^N z%G}8x-EzI*saKzS?bTa4U2}JV9%{N1$#!~x4)dc(C5$opkfEr99H!E>DS9)#mgeo1 zXFu&!_{C22X00mq=3_f2lumaO^bQ%0% z(N}Tzi@qh#v)0X1ZS!Q=7pL@NlrInQ1=6}UqClI-$d?a=1EXQoK@7#~nqAoQn~bs9 z3T%pjw+>!^@|$*BjV}?iM;cFV)0Kt#6y4bowYMazW)rBtsQp=ub-;|NoS53gbfkFJ zg{Gcp61Ll3pKHt-BqfouCP!oB5towSNFzYjoylY^u`188t{stke#O9WqSygC^~}8 zbz>Tzl1$m1F)^)zZ3%(FgRYjeoY+b62*zbWjz>jbWn$WeP+Ij|b7&%wP@vS)5_A%Y#v7BgSlt;`oN_e~ERmP^2JFDo$xi4%79g*9c6 z9f#VFxeM09gUMDYxq@{|4J8vPXkLd|l$T|0+iEL=-i#n-!?q7C9{?%nUg>#kvKxL3 z8AiB@b;qi=V8i4ECBAEE03^X#qBJs99dt75m z0C=8V8wn9O{mN=8@M8~`@ugYbK8mX}-VlT$A=8q6DnujXAi`@`q1Lm)!%m1!ngpd( zoq0NGGz)Jzvvz>F8LX@?V49#VdPsL18J_jvNh1te8~@t)AI*c;oXnr)pVQwq58hP% zB>$ZLwt0|a_cQtD^tVl?Fn^MNPJi1x_}KC%`DcE+GblKu93! zF@mJEjxy52j(4@T;mmjQ4du@kUAOJlP4c^Zk7vcW(R#p}_Y2Jc zOdYAU97Xzssvr7Gc49>{YoDKIedMtlPVVunLn+TtsELbXq>ZSPgSkn@ zoO$4xwa?G9hBdm!vts0vs!+coOeBxi<>@e&rW5SgoEFH;jy*85_W60%X*2O&Pm6}7 zpFnviE&NwU%_<5>&M42Jd*L$xnas#KLQjM`++$3blozNc%rP z6OMp!+UXV1qc__!H}7TkKlkaU9oR?bR4b33bNuAVWAt3EET6O`WOc{SzD1y{ggZzh ztU-S^y`ek8t^`CH09M+bf2()+w5IKxa<6av(DXBp9|hy+6xrjmm00!W32sMj1;M7k z0UsLE5A)5Y)>XNwhqT2DV z$#0RU#Gc)7*}ED%>!Necp02IgSx+1uzwD+fw~JoReHN35Pk_%+H?mZz;`au$haP+U2CTLXw%7KrNW`BOynU|~#;t^A z;VW|csO!kH3pNVk3I%x^3#c-eWmA-5H8r<;2Dala|@HswIGCJ-1E z%!`L(8HOpxLkyS2;gYmwk@xO4XI|*&Ng&8o$4{O(`GA|RnwRjKZjgo4!f z4A-SO<7lnp#7TI=&i2t19OOldG2?c8Xj!J&H|ELEDmc&GiNkYiAXhfRT?aH&#KBHI ziH4ktsiH6)T+I!q@XYowUKZmtN(i4<)^M2F`fD*)cK^oHtH1DYL3}3hLG?``m4@px z&()vazNA}&u?qC;`k7nKU9JEB@|CqgU3l!VrA_kqHHHIjUQip~F`aLy-yuVf)FWXb zs+`D}aGq3Dw8yIuf><_A)+y$Sy`lrKZTD_%;t)&HSY;|#t^(&*^&1~(l@bIB3N$W= z!U|$UCIbUSpakYXDgB~ix%55PI%EZHcLRZw^B5bbeI}FovS|;G|?iVUWc4)sz6+6oVr?)n{v?9Dy!@>qe$&;bNUMQ?SnP! z@~bhSx1tV+x-0m0V}VJaXQb@aIl)|QFkY&Gla-NH)mFIQE^j}EFVpi^hnfUyDUxAd zCX<-7!8XCi4s|hflPF8-6|8aBly*4>qbfpigXFHLyWp==tc$kHWU5=cON zvOB8A!K~8Jxc&?cm#OUsv}=mNm<}llnhh*UqpD@-~#p_q40^ zSh_DH_?qzmD5T^z6=pZrb(_uUc|Bdk-XukeYNLCrpZZKFZmNKR#RPd>Dzfdw9Xp=; z?CXwQ@kn^ueD!U57|UbZ_C0VbDsLz4@=(JK1qx$U_$S?sm@Po}x>=I0bm*NZN{`oha^II+7#P}k~4LHN+Bp-4`Yn;M{KMZplX zp`}5a+y1dr>AP*8I=5G#-b7TK95rcYk?Nd29_2#HrQMx0I^389ILRv8#_h_QWm6uQ>X+V+nrto%iqq zjW62Vf$w_aYrpBqzrM6D|KIVaM~|M{f7pc=oqNIP=+QHwkdHGP=@G|nK5=D8erFy% zij{Q(Ti0Edzc_khB$JOGwKsRThvhHHCt$iL6lP9>TDlz=@)u&eHapY45&Svbj8vOY z32?1Q%3D&1Y0)DJ9m-IuQ$&Z%j||Z#zn0$iG*(GwYlu+dUW4_JqJs5v5(B8JUIiSf zzB1J$60hcs!6=ab-JsCB6qF+%^>|A*mX*~$)I{v zUG(S`_i5F${?RoPX&!N!3>984dgnOy!d5j5Jr84ySfx6qfl{4^!eCyny`;K8 z-9j3XDgcOO_N*U$5vvd_VkOXTwTx-^Y$+&vQb&+9XIWRT?zf)ew;C1!F_SeS21$O&_ssMj!vUlf?S#~t zpfEj{Q{!plBW+mSf96XkO#9tRf1OJ>bbSu!~a%(VWjN z(OxWOYOX4mA+VI7qCD&VAAJ_9ios|HZpc&y6CG&Y_T%IONf>LqD8evpLqdcEw1|cX zH(D~hH^d5Fj%K3LAUTa`l(ui*{$IT(tJXgg)Ozg@NlL~>BuKM`Vypi^Q(0D^X21U6 zx5p|S-n4~K@v!*PVY=-i#~}$-`$lOkaZ1hEdizI~PM?W~VHXrjDn60EZ)w#_}7=B5$Fhk;oE z7LM9q2Usv6;$mBd=BG}VI;88?&`T%Q_zp5Vq<&|9VE>o?7gj}Tdddh%mA(KaV`-wK zOsyQ*%(3ZbzmnVT>ot>uw@Wu3(YN?VE>b@oaldQm*EuHRB`K? zWC%B4d8zy%dJ^IsrwmuKv%chTtV$@{NlJjcOYj-G5P=L7mlXheWh`OzjdkV)Va>2q z?=BA0&#vlt&Ma#Gx9PLq^OdZk_ZgEXM$D{VC|4XvbY1{VCg$1sd0YJz(uo6AWIW5< zj|D#QKfy(-pj({0$m*6~%Qt>MtE$$S;)_n^fRjBDD3^#ab8mVG6gl8kJL?ZdtQud^ z=3NwR1c}il3bWtqrD^qi0KNv z>|qmqCK^BeJx81yMp4ND*Gi54Y_sxQnX^{4t`GbkR`afSjGju6hj7;!vSvmBphXrL{_ zQ{o{g21#5M|5vEMw{x~CZkXl!bz+r}U2@hUk^m9TdtDRbo7_fL&R-^JqAqRP60fb^ zl>Mq}lpD_UqR2zo5@Md&UGQzsX0@Xlh2pQI;zYR_t#De@qb3Slrdu6PC@I5{7iFxJ zfg{cwK@dN?j?m}Eb4?Vgb~Zudz5IZwRi>Y}xs5~_(G*@!Gl6c;HBd;)2rFBr>fUzbK6uBhZT#M;}UyQ!ww;_*P^i{Hhn@NbxTRKP#`l~97sL{iT%0|A5x zsYvu|*&p_(h}q0x_UC7{4)88ud0rpAJz+!nwe-(dvpNttEBP6G%c_Y%p{%6RN_$W1 z>p(ZQ6{v{^F1|af`JUL%t60$dt8jK&scVa34bc(r1qrFSw_bB(QANI*{rZ@X#j55r z9-|0!tJYdNfryQUet=L$9$5fYwFiFfHdaG@=cz#FZWvTRJImSaIAFTkyRO-=aw?v6 z>9)US)t2H!2qe0Qg`5=Gl)D^T+$rLS8N?o|i{CK&@AeW_A?r=2kcwTRVos1AMq$yd zW5W=zEoZC3>VcpBZdNHgb+C9c6)J(Lb#3Ji5BCiLttl+@tX)GK#=2>=N#!nx20qYR zOa`Z;(N2^m#Bqw90{B=o?e;|@FFvaxdRsp6K~`l$833vi1r%biDYqfg1R;1)GM;@*l#ykK0u6|$i&&nUa%B?gYGu-bUQQmjes@68I+ zQ`KHd{l|{Y3RLW@CpTFg^PQ@e0_&jPq#y*QRscVf>LER;e&Vc(Q_yG}oKP3U43dvY zS3*X!44IUIAfkK#w=kF>exM>ZY-Yf1p&+BIZaDjqKv8) z_z6~FH<=rO?&?|B5g!TKt9q?u6iHt%RX0AXCNp~2FU6`-1u`;_Qfxs=F&U@O8_m%! zz&Bk<^i~nO?0@bPChq4nmASXpqvq^Z6=HF+E=YG6_Jm=IvAXzec;Jl}P1Nz5JhV-v zWjO1KWrV%sP@r-d#7rnE5mAkQZT~5&>$(KxICQ%BKd?q}nDBz^4#U+cy(h}3dRvcV zb!c2eppV>vvML!uRl(QR5(cM^rCcVDwIKRoZDWES<8roY z{OjcJCgia=m*7p|=Nu-J>yDSh;3$u^7!h(V*+$LII^VsO0lE%+q_(pH2)twi62@!! zGj34w6|Y@`4?Oz>t2no^c1=*u>0#og)0`W0h+YKdR<&cb!fPM+&6ly-!%y<%olVbb zLaRLxt}`9Cs8fPu@~kzP(JSA}D)tGS*rYv)j`SNaU&45@0|o_flw~Mq)qcH_Mhu2B z!cne2R#n9uD~uXQU588zsqOSo*6r62;pN4{cf$qYE2gR zfmgBWDnU)Rt^t2mgs#1)Knjo~MP$-Vh+(xR+j!GU097yt_3za3JTPDhp2d5qUn&$S z)q(X`ty$MceVA1v*GRt@+M7Ezr+~gyp-O=*R;YfKOuk}gHNO0hSq<(4$_jwySz%B` zdO}Prf1xf!ojq@>!V}*A-mL1p3)V0MLIwg22Cv#9s3qg7r$Jy)w*rlSJtIu{wP^$4 zTAr2fv#wfEP@Jpj;-8~zCFFD z@~kzU@R>iwYG#8-%;OID0b@|;;IOYkqNIwdSWt(W9A@p$Sap=Z*N2o&6JY~k;qYt)Y=4W z*OTE%q7B@$P%50tJ+L*EVt2ecM_57AUtjSlR^6gXo zKw(6QMAgl@=JkW~Rr2r{LwYG1)Kxy~?Dw&1ycB3(umU4DfFCw62ZdpK-TX)r$kiv%OO@;$5^s0bk(9981KTvIkmC!^XoqS0G;8jyWb#4{t&v7GsSqjXdfr|#`I?*i18-$j zqRQc^EhmBxv8NZ|*Hv{LS_oRwGUcV}#6I)Btb(0}m}3HNUORoIzG&u7;5_J-6Mbb} zE3&xd=U-K<4o40vb@@b^c~(iL^lLO&Av@nm5C|&^#R(13h=6WN|e<>v3;kRcT~R z>_W98F`+6i;1K7^a2v${C7;r_T4VJVI}5B&&=KyetBzHPj5n{$H(Hm2uBjJ{EAN8F zXD?t?!y&&#T`8JQQxc!3SWy-ekDz{GNLFFR_kI+s#3j=^s797U!)uG@gX~8R3wMY> zRrbK*(cAt%yxCwH@zh!hf|&2Dx|+;qCooP2o}5lk*(2Cnh1COh{xMcT#X2MDny4^} zg-|a*g8>P8v=m08^-KV+It5?%i44&Z7^iIjiY*RO5B3KUiyEqlf=6H^bN73SQDkUE@VhNht!dH3XcR1C_H?b7FtsL#%QwO5fskS0e8Md2#?kkMW$V zRB6XK1r@lW|`gVma|^{+2yRV=8>O6neL3@{|f6c}PW(F8GV zNmFO`Yp9vYNz)eTi^$4ly8{8xi1u!x`Rn<+>g^lhq-9-ChMh9#Tw5sJ@wufrZaEUU5-gJMf4WOh?YKkCsxp25xj+mZSKQbviQ^!6q)i<%K+f4}UMaAk$?3<;> zDlG-m7TZ#s%4a?EsjLn(l1U23y9yP8!Mw-7s|+ocy4 z!P8L{BI-ws!g6Z=p0y@3`i|$Znn|{rig609064&{Ama=-PyH|o)s+>#{U3rnjj0A1 z<%=U-n%-6V72vFZoCYB<-XSNpCU&`A9vhUkMDPJ&Ia6<|>-t6k><(0sn{uPK~?U(&p)3-5V^>EWL<>--0J3(gLF-c))x$mB! zgF>Nat%$Yv|H|uGKIJc1byNwSg;||-b=#^I z10ie&7b1nlVX%yfd#kbZyOR~Eg}^Gh+d-aWu4>21{Ysuh@`;EUJ<4hZWpXwgX2MWd z9SkLnEK&$F#M9gmQgiv$INu5YU;&IM_^HBz+pKG3U1joSrVcpCURI#Szy9`XV-4b^3? z!^S_nI#!*fgu$rQ))o0Jm%9d`)gB&%Db1nHSH-XQp0JAWgBX5So*f5_T;2%4Eeb2%rJ~d7tY2ca z-S6>v;G48IyTua|DxyIn!dD=FQ!3Jn$J$H3Y-hojni*$7yg&CA_^Gfz*Jvho`ht$B z)?JM!eEC76&y8F)_fG5*KcFb@S%DDvWNAU_8n~F-u;vuJ-@2w?zQ92B#aCeYDF3Pr zrmf#gS3_ZYWUzYFKt@6gdlcqSdd+I~z?1%sRqP9Ls|u}Y9ytsouo<|p6*WGHZ?_*A z)*A1!^vd%Mfu|hk81Vx^poLR%PcDvc(Km@lL*=6GY&Fh29IM!*b}6X{nM*SWjQV5= zVAf4BHS9iqpyF*UKj8vaJ8l6fCW5+CkU?OXAFhAP9041_kiS~=@i(5&s)=kZj>Xh3 z>uN%u%Bi&wD5s+z=P7z%HS4;3^h{RKxnsA}?gA5}LRU%Oe$Bmg;KgT8 zR`jez8#FcZ+}zGC2{7x5wdLks%fRQXYef&=Uw;*=aM56n?z>VJPse2x59DuAl@Q@q z;@XY(ee(px0iRBk;Yzi$!u*p9>Gd%7QgL>WT+p-DoPt9)vKrD%&cx|(KB%4XUB=YHl&?uZ0h?60xsjQ%4@58ka>HA7Uo8hWyyChIC%jCae zwOEzNrZ0}ehLQz;)fJY>R*=HJ(73V+(fC8ro0={~a96dnB;&NWs^{|9rqXYwmf`f* z?X1Sbn~`$mOi%}0U+(KQU$Q?^KEU)qil)cQakE+xy)7TRPpmE?5L;vQ*6(9g28gQ4 z2|E2UPWWp)p?=`8)=Qvw1~}BjS&fgphELB9I?K0JN_7 z$#88HQ$%)m4!$BLGpiN1VdL#T!z$dp899#ijM>r)rau=D|r9iELJI`8i!`$)X6WzolRp6ttm*Cp^MAyd(sUz^C%$S;U zVSCh6On&QKtU`(hf%0REc@-J0ECHhYAMziXm1nKt>URExRV=pwJj;InoG8j=xt=uq=v4Hxq>h7Igmp%CB6evJwgb@W46z#0~46)E~yfeN3s zeDZCvO2NUgLiy%jyE-oMT_V=xc120h))W6)aSE1x@jF=U02zg@?Q}pC2}GU2qBrzy z%~9xUA+%L-$)5M`tajJ2Lgg4uEu88wIkCFV__FntRaF$gOrEuZ{rNo~V->V;I3Ou( z$v@C?lEVv&lqOnqoA|W46jQFy=uJ6OYa`5tErs10dfjD@CTv$ zl;qo8>k|7Y9YHl1{57v)wHv98c$f5X>RWUh`W-qcqDL^jqHIxf!<_u~Sk)1w<8mm# z43@!blkFF4tA6SNz||^uLB-B`$`!0CK*L@kBvY1Rn19|@KLXKwmQ=p-Z8g@vH&&sS z8h!;t-h60}>Tiy%7%@65>k`t+Q}Er-W|f{-s3>sfaC3|XHeW0;=SUL4)w&~Ct?(|5 z-+e?x`$G7jaLvpbJLu&@EJgk$@A;7MNX4TrN4w| zKpeVWjo%AWs&Z=jUCTse-36JiT6J&T=Vn#`VYrAY(%M@NXOIg;4=>O4&6#sq<68c} z54}HDJF-jbt{K(}gi1)z$>QQvw#`g2InT4!+*?2U$yim)(Ub#X$=NDh;;wJcij#tz zA=78I;uJKFyqMJvEhem2tz~?*%q=}Ef;kmsFA;e?QqxsY#(U0S6`|5AIW)k^vk`Mx z)02Q!4m2k}AWh1%R-g_q{gGJh6U#x;Uky^4q)Tni9EUPs;>$#6+)uB}B z1`3I;$^bEfdHs;WMQ$WY5Gz@&@mcTq$w-(AiX}x|@R@bZpjR5~N@oIjL|9VJmALl) zJAQOgVbqE}u>8`y#45+9ss-G1w%jOiZF_8tLLrGI&sHkZHIe2EvI4Rywb+b!N_MOW zMK}th(j)`bev=0y99b0){Mpa3itOZEiY?M|0p%6{Ve6E{R&(P%<0U@8AX0I(2iG2)^bN z-1|VRBH)BkX+yyWkky@pLZuxf-dhq3}VkQpsIq_631ag(~ zWW2g`If+8a1J`!lHXisMR<*77L(0SXw*qSN_^{@N8)y%gT=i9Q$JU&!Gro$|JZVNA z^H<{6sPW{fMXw{R%*y{oE1`x>_Y)6^RpL{wcX1o5Z5cujcRUD-?5`-wwsW>BPV9ky{%%$Q`)C7E zzxJ$AW<&i^F(J@mScMy{S?<`1I`{ortPb!-Lnbe5k1!|*v+x6EW{0Gvp)cO0=ENT3 zwIjE2`wHz9>$?1s?5wbFkp6I=ctTv7FjW;N<;-Z2y62}Imld_RW6zlozJv@2-qj53 zEDW+Kd*2^*hFV!89Fi5N;Ag#e%&Jq0i6qDjUpvZgDyQYW@j9-`wT$+?**KMZ z;7WIF2S+%Kn{=a9ca+PaaKf(4HtK2i25BbJtk_wN&wPYcgAZ42dwjg0y2_`0ZReEZ z+cW|&?Kp$VxAm95#HwnRt`Aj+Wb&Bbyf$b9pG?_DW{60@YE8cN;5)Ob3DPV`o~rbo zTLHa1fi__Nxn)o@SgrBe|LwmTyJ#AW-h!~Q_*XZzoLl-wH>vM2>C$v7cUI&4-(wXy zDN>ea6uBZtDxEJ8 zdU&1P}#GqtuRx2>fB-7Ag zjTDVoE!~^aaaj`;f8_V4R{JV^5Nwg4v7Rc@wnP}LHo&@8nLKL^3;f0}Wp$uRBE>}c z4N69VVT~S@Eg=sh)TJ4uRCyP_3zlwsKC252^sMpPx5~GK(<%ktyfx*su)uM@A*E63 zRhWmJWxv+2m7jLzgixA#hB}PGn^S;iE}s)@q1cakYNGrFE3UyZeyGDLYEFoBIHU4{ zk;E80glH`^Hae9wTjY(aPQh#6G9eD0zK^6AiL+Es>;XQ@v&!v(P^eF=*2Dw<_9Rxl z`}Fc+zVg}>M}s`A>V;669hxiRTCB6Wf9d0_8fBp(N%&cF9D;5<0-p#cvZOR)sNAqx z;kB3V`x#cdAmM0*yKQB0@vry@v}iCuG<-s@#%vIhvQl8rch|Zo2J=%6n$2EQOs^vtRH0URD*NqRFTDW?dB>@RWFM z3gJzYFpW1DRMue*yy=0lI_Tkwghj|_C6c8CN{)bvmdHporBowpBF%U7S;ZOCy8&z9 z1PNP3ha}Wm`)Y()NYXwxOwG;xoljvE_Li35R7&lE)M2713Lq4|T3l|TZoe*{HJV6V zDJ4jU3s?v%mK_)Ee-k9yE^lIZwbLk}ldD z@F7*s+F1L*ONv!J#$s)^7t=~-DB48n)#4O-b>5XO@tU3Wq19Lw6Z_s&$oK)}SN>Jd zp|`~SNRG+5vjR0%U;9>80}TU*Mc9xh1y4RPGzw$Bjc5X%OgYdMSn=fYSXGJjw!jab zRYPMcr&2{j36L!j`AcS0u?HG|`!wK6-)3U`1GP=A--#VBDg)^(EG>@h)E=Hx$0YLPqYbR3RdZ zudg}T3@#YOLj-`bu8VhCHTJn-2DoS%R`u2hi*($GG*zDv0o??IWwD^MUu*8zBTtx6 zbLx{1R51~zcw3?jY&x7LI=jevhB=f;0~J=6kKKz^(;`|NDq>}#H&G0>mzS5e`zXzu zZsu8?+p$Gg_$cj2NzkUeVFW38j+WPy?l*qDi&acs<;XPYaxup3I0eW=lmx|~I?#K<6i(d$NM6ae;17LT4q_LLeI8gA7O!2iUmxFN6?U&0XJ@bw z=~7q$F#j3~XfJ}})B;EkVuDONuWN3YKm9^hq0AXrJ~qq33IGeWuOgU_@T)X~xX?>> zy!Z{%IQ);Sn$8qdK+BmE3lRZnX9^1aZiH>XWa*KvSl7l8Cw44}b3YUF5D6ZpQ5>sw z?pSpTWdi{wJF8}0|4RItPUvAE=YF{51JDD|*uXQ*Fg+QZj)ux?WBJ4}R&{`geNx+S z3L+X5YM$m05j-w8ozgsO&D(n2J6IiIDV8RFagb+)m8e7710WN<1+hE&!W zseIO#f7L`bsCx-zBGYz1I%g#`ndGTPq7LB$S8~+{Yz+hCKX$VIA*qS8K6*8)tJtU{ z$*{bU^lDb1 z|5jG@!|T{hx1CcE{ceLA713x2xnc#dWr9P^z4b+JV->Nun;=t5bnqu4H&YN-6>MgNWnunRO!azuexJ~JYgkz-{YWXenOKUERPBo3 z3*V(CFL?Gpu$n2MN-#bA#bBDwRwlzr70iC5-MvyYQ))cneZG-ZM0Y5wRH*PYIhOSi ztT;*`L|WD3O6*eetk<2-s;Q_M)(mKZI?xT2o~fJ)ToQmGD^^dPxyO@P9fd|I!P2Yd z#H#cQFLKR*Ndpl%vi3mD3Vhj5$ErC6_7fQ2vl3#m!g$5l)d+EPdW=1++^^^V6Stx5 zdIhE_))o;(y`Si7W}5?E)-~W7WWs7qb?2&&unHM79RnGsX#RywN9`~dc`vGM#CqZf zYJApHAM3}lv!a)wPeVksD(y6Z#g+g(QfHKk6wW?2ry*|&*I}jBTyA+re{v8 zq<_Y$z2ECub@z#Wzzm58H0`C2Q!L-qwnVgzxLj`TniG5G8mkm2xY9$V0bTWo&(dsb zjw^k26D`~U!H8=1zNo;NVoW$;X$mwnE7D*3I|+pAILx|MM8)s?G^_CJ=-QM) z7Bcy8)e8SrfFX((h}SaIo_oy%*H5=56w9n&dF*=8(PNrH^l&YGqf(KsSb@fo=dvme z%pIG_f!PBf?SY#cY9Qnm#}S3J0yVMApTCM#!~JmFRQhofP4{!Qd;p?Kbf8sD;3Qes z3f|lD8(1~c35$XNQIIEXz3JU?7l;HDIrKslW=h2hEZugTReXj}shi;T+%O_pWWX?~ zj5Wngm{z1~@~v-p2CHzOxK@LSJuBEMbIqWS&XAf}aH^8UEgrixj(Ao-uCB+bW-$4d z^Vk=#;JYY9VX3yAvAnH{zPK+Ru-YLKr5A!9aAMQB5-5*j)ZuHOjo3I=Yfizh-4d%3 zYp@$#)jX@TQ17t;PdeffbbDdRxoa|`|M3u3jkCoUasc9tGVYbWb}D@8#t0g?#kHPr z^^L4X;8OnHT}z~yfwvex*;(esz@mYii85+V!5{qrs|ZgTWYe!A$`EmgG+hX$X%-DV zZZh{)MVz(#&Hoasq`uHcGIr0~Vp@P@nT0a&_p$!iN;GHx>%M;?QNhUzJsC4s?BaUu zYuuv1Ab5*Vc(3e%3S4{X--fK}`-wm?yqVP~Fywm0qEVV^!MKQfRPL_!tpgoE05$@nsB~8Nf#ql2kyTRo#s@fC!HB5ZWJov{M%#o7=XzF>7u1}s zwR^BS93i`d@N_LE(#&Cv9CqKmO|EwZwX|{t-f&-5GtD-5zNVtw1qxrXqVl$UWxNbK zSF?NzM?Sl*Hs5;ukF$zKZ@_@@65*CBjHJS6G6sEN7iA`Jm1<;#w#U22tfqloCjf%J zb>+ili4hj$bb$Vb^G)>!7WdlAXB=jg!|K}m#&)>5(`IJw&WZ>gmbFe(5|Pu}s)&dV zJY7uapkgKub~qb272%L~A##t!SdC>4_$pY`q+#K{Z(1uIOjnu#W~le{gJe^&v9 zTAA)w^Q=Gg-&s|4X@iMDO#;V3Fd}Ng5jzoU$~&O&S%C_s>Mz{N>VO;Yy+wcSf)Pv; zR~IuyJqF%B(Jb;vc7>)Y@jH%v$Q-=ntVx1P0TX5d*bog{ZB zokh|n^92GBTUVa2Z*!=c>7Ffmnl*XB4G(6Ow2emC4Gdm@lYCz8u6qDl7 z(^k0${{C64Vtdj5w6k)%z+a>&nl_g z&>V1davLTy!U4iiOAPN|she1VnppdO>#VLD@W*S@esp4C?hY$Tont#Dv)CR_J6UVI z%bOq0D$-1-+UTCFhPO;RPGbNNU1AKuP5LUj<9Ka@OQJ4q1ti>R z%3z}6T`FRi{qN@oybuKkvCDe8Y?315fl+8o&TCMkoVF5yUb;=JO~``)F7fY>)6mTM z0e5zIZ+3wwc{(+*V!tlmau%zafSbbX4A=0sxKK`PQU`0HIxOnB4| zCcTIyLJ^v3LZT{fYZXu~N;1ZQ)ru(NfGTfvy7`wt14sm__Ik}q6GQTC;C#q-tk!g1 zKYfW+1OVK8c`R&wnc2pr?8UBn0nj8i**a}o+ocrJR-IGqU55vSt05f`9 z>6ka&He!7u3^yXhx7>ym&)T?4msM;AIEY9vQE_^A;Dl0+wycQy0x944*9t$de9;S8 z1y*Ds5wY9_s3TC_D8rlLWt4885=$bYirjGdk-s(R@Xi<%st~KG!w8Y}7i1)*0*aD^ z`>=Ef*I2#eYgt{vu8#^4Kue@4_e41{b44#3$eYk~nQ2w=whnyod{&7<=+99qEzD}% z%E(PSU=%n=C(&-NytkH*-IZ1C@Koy47v~fNB7_V|4)ja5j7+0xUGRa5i0IERoTy)w zyBmrXdA9He*24oeR!zi4mkdR%Zf701`thvFVw(jQQRFX*%_wAgBYSDJLQK%im_1OT z81jP8u!@eGItP%C01l)tdPAOKfl9d#D+XsGvY6tI#!LdL#N- zw9Bmnt2GnK?|pHsqGhMmIx|tcIN63Z&BQ$2!oa7gI$uqc@w!VV$jFo(<%XG9;#uV# zrpdy0+ag!DHf^%nocj&0W>qC7gfF+K6;RKy8{FaQB>MXcgV(1}8)PXU<-SHc$K3{*B&yN*At;q0u6-0*|W zR$78UPh!H%i3&W_Yof)=ZcPy85~Q50R@^X+BY(@Pv?WTdGAjXh8vBc`15^*J&Uc&W zl4o7KBdGCDe;upqW%|@m0iJ0M=<53-c*^6VSA%y7Te)Vx-uCWEM={cih7V-2rLf8# zh%^_iQkcJM18pTFNFUHiJcQ5BYEATZ*UMs++KRx+ zBfGcgVdLm=;x0&G4YgLJ<+^oUKF?hs&E`bZHuNngfPv@{&;sj8Lv*8>LRWil-Qk;A z6{={44ytP-7)WPbp>SZ6jx|?}EHhba{J?8@7ok-@g%>P@pgD)bCP|Kjaxc~vh80#q zO>Tye+g{mo}(u zwFP-qlr@(#F=55oT7JyGu}ac@tWjeSMvkg?s=Pw)!x&a9qdZOL9ao?Z|9ir!I3U^{ z7*5G!k*f8as`8SWH7`Nma5ww4=2`c>Bvx_JG@Bz4ctV(&%O&JuWc}z?E6e7Fskygq z?y;)nA-!NqZ+T_-E=b{Wm=@;a$dpTX1FJPV>sKGhs#!p}xg~A&60V7GepK#Q-pfpKan=yP;ZDN?i+`=T3tsjUtfD85ka1R}*X|YFAUzkMJvLIG zAa^Iw$g@_g>kmCAg#c7XDS=x$>l#fK4=Dwg85t6zFCuYPO}$|K1Ag4|m;)q&kAKbZ zT&mPS*cO?OG$M)V}DZwR2#O##8LKtUv`ycD|Sp zg$!tuAyzqCup93U2-0@K>z*;9UBp zYAdJbe+#RnRg=O^HUgOoD*zp_%uO20IC?U!ysgDEqvapHKdbI;5I(vmx)TCj>IE{d zHhqJYF>kOwRbW`WZ{xtD-xRB>XwK%E=>(C*Da@l%>R!sg$dP#?+WP9Awej2hfbWab zp$HEfmv0GRcth=6nUxmWzR{X>dtmvVvJF_EA|5v#x_;^1A)A%jhJ~OH&7b9M)!bVx z_(0qR02kpE=7>DRUEylO-ZZ$P?`A{}s})i4^39)R)ihIFckFtNQF23j%-DM_h6~7$ z@WHsU64m(JBU#1l!XHMPNpB=om-KU+kV7^kq+MLH_^hh4)wB`acNQ;2A{PSYyV!*b zH5bOsEq6a(pf|O>g$w1i$ zEgEKCZkU==@C^_>I}!o-Foz0ulNX4!Qcd@`SeNc}yu{5;tJkxt+b(PjLmBN?^Iokh zK4C^sh%^MoQ`MLX#?NI>VO1T|oua2d2sBp}wMrL`sXGI3v1B$kcTLso=*K3CTU`fA zUN8>#vCN&&gOBq>tyxGL)s(F3;yL&71DpaVn8U6FO%=fn!yTsfpK#W$qUkM>t$fy- z-o>gH&Edn~2`WmuGKniZP!$Me%2mLAi82- zBs#GP+{_|#x7IS$e(z5vrpaRpxd>ZDQM8->*bF}>&M}6cNx4gpNritsaPxy%H6bwR z1uY8xmG*`LuZT$QU==MBZk5r4UYWZ(DsoZdNpAsZQ*#6DtePzD zHP2*K9d@Xu0~Ta80-dFgDb2{x3>Eu=zt&{(-~Q2wd3oRfDJ;!PE1-ofjm)JH8#F+Q z$3^2=YdqnDu3^>fOiR!^%84zU{gEpXd3mL&!&UQ5sq|Oy-d-p#piqzP>G~T+p;1RL z|B9P~sVs~&nF?aySu1YtrQ6^x@KBw#H2>gtiC?jkdfe@L#$ESKxoel~xMBtNfBdUi zUF#uGM>hvNBzCc1or{#tbV^|n>A}ppR`eHK@`J3(ik15lwgk;lirAP&DfXr#AyX(h zcSQt$#zR>(IL9@Sd?=nU`mZ!EVQ;3X!lp%`@dFh(%z(Z z62M){f1PPpWB*ECP~is}cY0H-N~|+|is+vk#xiJS5yUEW9kw=lMsvf|pbmfVX;$f% zK%wo|sGCFu)Fc;at>$sx4g@<$&Rwyy8h3vItC@2h)9%n3 z@AB4Hv${$dMwOTHfD;Q92tzGkp-q;Ow1z>?S`)o};6hf3bhqdOC?Jbn!h$qHe0T^2 z&^Dtjy}FtcTVwS-cZ^kmkFZ7Sa&SUnyl<{u7W9-M;|f)|VQOx}yZi>Lwrd(edYD?% zJ61Qd1Qe%O`z?}n(aovZ0}s4gtPUV<2Ay}q*LEbtS#a&uR%#v^93lSM0~LPY@)xl> zB3TU|MMh$kjF6OoN6=!znQLMg6+U6j3fyu31l36|mEaxCiyw%}hf0C6Oj=>m8H2X$ zS!-hL=lu?=>jD-peMGL)v*OceUJ@CYK_nL^)LOiD1^T%3=J&IjF&=p8l8xNl>EBA{ zHS(sp5EQ8pce1XFXY%|1<{u`R0|PA9eXr@kDbOTqIyDyqAw;Y(LA2ZjHD~LC-@|IM zZd+9f!>XuDJOJDQJVmcm0A4tHHCA884^V41AuPoV#c1UdxuJTQqC{6!ek6u3nS9OJ z`ry(8RYtz95-*Ikt{TG?qvc3=6^dqN|9R-j{n|RhD!(j~bz-AGu$sI;Y!xXbNFl_0 zJiWITNAwzZ|NdB2lC`c-K|U)AVm1`S5E@CSRx@jvL|C(5Fa9vArsPF-gEGEEN?PyI zMpn{3kG4qM0Ws1F)U4}YJ&Dy!n@A0EO<%Bk%Qcr-VVb&!gh~-v%e1tL{d(X@?k#P4 z)Y(Wf1}rQSNhNR6dCbot4!A_C5_?;^?PgYW-40!^U`YNoDo47PEbdh6jEurcEk1DV z(aCBw&q<>Q*Q}=L={#Xv_n5#F{s%O&R7@(Ox5in2%&Pu+_pCOB)Hnqz?t@9|x%rj^3ImFj?XyxLXraRWXUGy?4o^|QAuP;`8O=So1Pf#*D zD}^JabLe_o4Y9CjYIfF}9?ohyq5_Fz)CP7TccuC4ke;0`@Nr;zN+O~P|GIqMk51?s zidw+9_K<8t4K|T1@El(qrVA&Ts-ISLTD|Emtg17Jegpuy0nn---24Cn)v#+&3?R7@ z*Iw?wj#aRu+gm8$%VVm>C(1qBBDXcS7$=h`qb7d+8L%Mqe}=LjYtu=Oi!(eiof-XVpS)NSa?+`>}=^bOj5&j)0HKKPGC590R_usw0PW# zN3J&!uHnlOY*AX#WFGz1jR?LmcsZ*PgjX_@XV?S0AcN^*B-yQTgMek}H>`PEzx;iy zg7Q?4k#V9}@1{K+Vnl zn%`yB9bn?1YNUdkAc(?^DhjMv8Dgj#V#?R9h%_5t^mVNInvrBo-fj=5N%hwt`}mmx zr7+Kn)>nnkT0TQmoOudO;0T0Y?4qTScftJuI+|oer&V{86{y%*2VVJOtP*HUZ=_o< z&x(~GjPoHTWWgM`?lQxoCVu_q=dfy8BJ4%5Vv?16%aug~-X5SHVlH&C zL^{?7E-T{XT^jyq+XSm17F1fcaa5ksL{)K`}wizMW?uDo?#-QppOv4bVfP{ zBV7l{V{59sKlz;#^&&h)A-j3Wc2<j8)pT1V->P}m=ik68MGG0bt2)tJDDZ2zSxR##rLY`KfZVYaC-%VoUdU=V z&|+=J%0K#w1_lmsp~hL6Y#^lTOYVh7#FV8!X%!1&w}BWi{G%(V|I} z0Fm4ZMEFnN6&8(-dy@EdR+rCt#{}7tkcp&46O@=RZSAse?FQ6KsdI^tsynZL=rOD+ zIiRMcdei0F*wCI#p zRCkvC^*)`HW}j}%W&eI8^IjGDEtMD$%5BfP)SBV~q2k1sx z0ZxHWbkQm&60w$kYm?5pR#eTt;{LH}(5v8`f8w)xrQ_03a5E4k!C9sRTKTqq;OdEP zaKk|ovA7ear$EM;6j}8+!J=)(YQ+jP{@0hWy2?4F%G(YvV+E&bU1tEefE$z?36X;n z*6_7|{tH-LZ%KhgZxI!S5y=aBPAsZ1JjNIouZ-0ir1UWlVKw99admNL+%Oq_uGXzY zZ?J54AZeWHyHvcb#>4K(D$alSC`zbYOwlQIWtCEd#slMdtNY~tmsp#ejc4+eBcmwT z5+93{bHI4-a6kvy1BP*l$$c78ey2OL3M~z~(MUBDeL+lR`OB~6OFlKhA5n_)mF1V7 zRX32jq3RCW2V@q3S9FlKRnfQcU1zZx=1lxR>5D^nOeM_YVxf&-;-6PNLao-km*xk-JlwX*7~neT{={~ zD-pfrCp~jQ?L0J32SCv+_m;$1-;LhL_Ig(*+sw7x}WjyZ-StT3gT*?N5 z!I#-fsqFeeuS}h(xC@qEdG`ryf$F0Wh@hes5VOe(B+KMFS92fs*GkuI%^rB; zh*eITG7P?UVWtQSq2zj^Qj!+NVFDCfd+~a~fj3?{p{x$qMy4DN)h$a$kZl@pn_!MK zL0?B@l+ify`>e_bSGWKg%T_?=Ug%Dm8jWB;H+SO8bibNd`v=~_D%KF$Z=idyw_Yx7 zT`&Ufv1S`>A|kuWv-R#{tQu`QbO2Tow-?<Co**v)Mt$dyDHcqM{RN*Ci~$2HIT z;#idipnO1E(zOuB0(ItH4CO_M%~Y;#`1KRj=Ztvd{KttjHJf=> zzr*6z+Qsnzdn=#y*S~<(&Whez%@1&Vu}k_mi3T|Zy$mQRx4I0^{pBf_>11lDqxf*tGghIA=wQ*QUumQF?oOkXmFwxsHyH; z_UZ{aRy-v0++6Q$4Jff-;9Cai5s@Z7r&z6tvzjkt)jfhi49N`YU<|xFJT-ZGDHK{L zu9m5ZHP8CWpI{aIysBv0La55K%8pSHl6%rKpd6sz$_muHty>?-Y8ooUSyY*z4h7i{ zU_x6G9%YHu3|Os+U9R~NR&`#F@ljk~{Hx-w6-YeLT_Ylg7)jir_F13IDsH;@Dq1Rv zRzh+ZO#RGYqu{F1#IjdD>kapv7>GAkj}>Q8wsLc)7;W;WR!Qm$uEmZn=R9l0&HePh zVHM^OZDokLc)+0IXr_?UQrv99;9HIat2I9BuOG}Ry$s`p(g0&;MPfgKF*y5lNQkw< zr3+HJ__H?7IKNoMLLs{$3-qk%lUFgt{BsScbP=tL)f%t;#d+2qf@2gKwU*?>X52~% zWunaxvD(7;sj+(D#jN&083hY-}(3?4N*`KlH$d? zgk2g|GNwMa)Aw&u66$WF^UI4IK{(xWt|ckEnwA_qD$_(H^Z(5Wy^SsNAu+xqT4L6j~wT z8SbFA!{VK9V%6M8o?t_NfDS&COmd(G2R?&ou8#7oHK=a0Z6o67%2!l(!lJ?bumZ{^ zbg|7vF{xID6RV47M*H9WSym%(gXaUfO2(O~i3X*(aOCrb6JypEHr?WQ*3xai#VRzk z%a%RljtxJHFe6NJgjphlwFeSs)jaD{PqM1mL^}u>C+gBIA)Ky-++Y~H$|gDva$+mI z%kooxhE-%`A_T;}P{AD`-X()yn`W}I`Mvd1V1yV>kGa*dtC8RV$JQ^0P zFzN&3L=~ZWBIyG@80Z5@(S9@j_Q;)Pke8QUIU26QmkDW82#;Ltps-?>7j!pAMPhpFF zK+Fg;9B$xQYxcm$-^!|)3Pm@k<1tlru}h((Zf?MI=1`3bPqW5r|Hjt}pqgW0THJK> zT@;>RB|+n5qB`ZITx+=tDo$+U&2E@c3S;4twW4g1hTi@fY;Og1m(mw{(l~ygCer-G zzp<)FtU99nm?u>5MRUk7>7J$@sRFUC5@{|TW$gd>SFjo_D+HRRyo*)kQ`7~DOhc~L zY$qZQxnXJ|&FkETC^K2V+yJ>_-G(|0adXD}RWK=gBvu#4iW?vQc2>2Kl(*HF%Be`p z4I|MP*>Zyoh=^5JPJjJ}Sw*K!B&dZa_ZA?Y_9qRB9$eqzY8V2Yq0g$-r4m)Mv;OCAvZ|z&8I*(pQs>suNv{v8D>kMD3`j4^mo-*D zbT3xZMu1DE2|cw3m?mjXy1Gu)$bb*lgAde1Z}*0hVYmubqCAme3>u*L)%G>Rz;{T$ zdp}ldGNUstVU1uQsD`gZ#c+mq5)wx z;K~XZC(NMQhO{G6BG8jkF{y|LmcRPNv5H+UY{A2@U(-wHE>8i)%oJ#m0&q@j&D+}d zTvkyeKumD$;4ZKxH<(0b6-Wpl>cAa>y;b;u<=$ni5)CUMd+>ZWOm9tLTmd$dpKOwlc=S%^lrG zB6?J?_4d>vrJokPsW*ZO>slwI5=YNKz&&47!d2E%0zk0sWY!fanf#`Qgf*sQu6Sg;-5R zI$k^3MrtQoVkI9&zA2!qA(ei^8n(wj{xYjrl(zdJ`i3@b!3WAzahhrhG7`C>)?0IL z{nle*)ldniUlSz%S|a$i>e2eJg%JzPRRy-LHCEsH6jpPW(6y0z^RK$g#4bWO84d2I zy9;E@YE4Xd!%JC}yM*|zP;Om&8nq#L3MigY$qUp`@T?jH`u?9`6)mCZ^%%VAM9GzT z!Z0fJNKhKwiwSEL{H#qD4mc<_1FrPD#YTk%Yh%cGFI_BC0Hi4TUWDG!_7%6I_IZ#MKDvD zZ8Xkzwh(iZbpqWJXAM({YNuJ=BrXH6Q$S8$P_YM=zvkhrBD~X$!6HnpEJEncnoSFJ z>YCuesh60rVg+9D3RaB^T}hX?wnNW~U~b^M?VE;iIi0rIc$b=N<37B$=0(cdK?l94 zNbW;OkU#WuboqyI;$l{7Vwd}TnjLGF>{R(4heH|Gf* zR*_xI3>R9a9viu<^$aN08r|06C_-8*@j%O*X5zJ3^ir%y?xX`)Jc;Y9n-05S)_HyG zg_E^l%ybsej%2U$Ei{L8OXEHweNjy@IWjA-xYeZ({|l=GHPg0eZk%V$fV;Grx^SG} zJPFCGSY3P%>_7i6StWF-L)^9pJ-`XYoFqMz`7A(BGqQp#t2KV$ao@%&!Av4Al!I_Q zAp2Z^P}9w=?OY$KzP3d070Q%Al?mr5aXi?t+)ykyRIeg8O)H_+_MN~4A$$Qo)Uuuv88DWKryjD!ut$kb9|52<0L_Hy;aZ$!v&_^gK@*B7T z>6*w-t#^6S?-#4I7ShWrVi6iS1#nDgxn6&e`8ifojYY)J5ouj@v52??^wO_FfYoJ?+^{CfxVvZ7T1mVD8^hNXzZQLM ztOQkaWg-|XI#A__{qqK^Ab|86_9$n#4aLW@F94h?0!fuDXzgUT%Mm z!78}6lFM0^8h!W9*QzPUF z#t&4Sg5`(*Q>TvE zlx3X)Q}k-rxb}mRZ`C~O-6yQNQW1NEmg%}hNz2VmQ4}MEco>bJqDfVQ5xwg9tP=Y* z#V;vl?pP131q2kQFHp0r#a_v}R%Awvzu^g~4Ui!bUpk{aq4H@DKpfZ*=|@;cG^Nt& zyPX1o3q5$_rZVJ}Lv?8b$jmo1b^~}a)Z@!)O%8MP39M!=F&BX5V_l(F(41r&CUHq^ z`PKt~^s zfTYzUwrcca99rI1%^lmh7pr=J17oWI-=bGR16=6+g-71W($+iD(hNvVlTVL#CROyAOI|dx8z%qPs5^e zdATLi1EWrtQ&7PrdxQN-CoiqXSm23W;6iRN2`EiaBKrmZL76SF1mgg_=9s9D$U zkX5r##I6Qzr5b7QoOKn%nmQx=q7H0?JF684N#nz>VO6r0p>9h1iL>0X#BI=uGTARO zSa=Dn{=eECZ;BvTp$yc6C4?$f7(D76HRZWK#wS^ZDMl$v`zN?{WNRo@bcp z$kKiK*8Sak?m6G{J>OH=ft%euRyA#jh-5)_Kq1*OVbRgaN6!;#%qNSh#DstQJXYn_ z8Mb5&1Y|#2xR~H@7jay=g3>6!YNft))(wXUp5&$NfRh@8L>Kyst_#vMQYL{7=qOc) zf`9EC4=Lrd$^LPzy-cMw+g0qMCJ!YRD$!+HS#Dmt!1{XjGgwtI;Gaz*%*$=O0(?MG zRv)73R%^b<87QoEYQrm7CFVp?77IL?QRG_XwJOp?X|-;wboC#wT6qmWeJi8I(7G~Q zK_>;PFa~uP%^`Y0{NK>^7OHiaOCH85t{WXnSCp@|R?!;@QF3}T?x?)X{k#Y=DjD5trx#uP^} z1W{#%$I@`7j+_X-;s^fqgRHu$TDKkh_Kgw~hO<8hL!X5}V?pI>Ro>Xk|D4sX*4^}m z2XulL%QlqHg|h&NS%5djGOLv{@cH4;k1Im+BP-{M2U3*9rUgIw8Sw6t7$uXh#4hjp zS5}Rurso744yvm}WYq!s1@^j}sWUb7v4Ryp?YXRKJ`bX&r6loyctgjfYWFvsTTG0zwM5i>)48P?x^dWkXD7srmi>$g6D1_ z=SC?2Ned@MXS=fWOtBg{HTz6f=LKe1uUdnwHTVOUWkZDB5_yF1rh;5KS+BU5)g@GS zAgOs?undS1C@Uk=xE2~8_Q^NoC)n_EOOKH$0dN8( zamykl+7a`w&`>c*$)!)SYIMVFx(qY$R?G!0Pj7q1oJnIqyE82_ z8viw%{FF1GSJ6mQFAUkTcx|PEv@U36>xu|w2zKRU6(Y@vAMgX-SJVB_JDS#)Ipr=Z z(2Qn#E2ouE|9AFo^ zTZY+ii_S;ug{Zs*SMjfl343(gp%Ew6&c3D|(M_sl`C{#M2FAZz8(;4hnAEXM_Ac(q zc}*i9S&obloE<3ii{o3qRq$Dz_rHf#BRDhDiqucut>C)~#ts5_n-DfuRn9=c>eT#& zv1+9dH*|1TqfNIILNGusLZH3P@SIpJpbpRf7gp6V)3qf=B@ZctshjPtr8 zJz4?oxnRl=A|hJp!#1PvLLZ#A6I<49(jq>g4Q zy%MZeqKtdrVVJ4$_|#Ab(!}l-1_c4+lzPoIi)bfdd{!%H&f8zXDv<=~H5ZUxh|HhC zC{m9lQoAbUj{Z2S6+iIBxme{~RHPS>zWFTPWtlKzN|Ko)9toeUwKD1TA3n`0=ynE1 zWFCUouon$rDzhFOrD(#~_=Y(Hm3{3ziPaT+FR_In#Tn>>OSwjOt7|gMG9@%k!m(P2 zia&M{tC|*P1sDq&W$kOK=b5XHTNJ3%6>cgV1@AKPzm8{BLx0{a&HKrYk>S-5eXY3G z9!3#AYps>4+53);RZllhNNvIn5V(>QsqPSJhMJ=4jQE5V?=sUH617v$jT9RM%Pnxh z6t+Z~1`m)TQt51Kt$eMA-jUUerA18@tgx#7=G{_<(P4$nMY~>QIwuQF$53scy2c3` zm5~p~+-gFupFEPYbFtgMCcg7(R!P-Un@~H>^WF8`#4DzLYvJo-rD#OUz80|Jsq39O z%n=}PByCFy>wujvM8#_N1FUjP@C8M9t+(Pp1&F|UeQ0hf5LTbN zRoT}EoiNl@ryebRp~aCGCjH#g@~tJk;|4WPJGb$Kg(#!*WoyMEHE_;1>ctakFXIO! zpv(}ff|Cl0Sgl0G*S|iiSS{w*__)Gsl0Md|1e5M1Npti)MhXn$NAR5!I;`q6n~vlo ziFUU@#N}lTv_bTQ=7-W}@~z5RPkcA4Y2UU?4H0fE=Kg4{2Gx2L@qZ8Y?u@_IiP!Vm z0fpy41AVGq$+MkNn|`!Hg@=nzq(Az3`C zMiy%FcRGnxO;NOP-YKc!V z<5jFp*+_9uB#X5s-8A6K_j9r;=;OZMk5y?5aKs9&RbH5=*cqF40h|N6DY>zgwf^08 zSw+P34|MwA+5w6<0H|)b>Iv<%X0uv(x32!75R&e>X$x$5W(cRrxub|rOp;`Xhs8Ny zwc@jG`8PvsN_`;dFA%mShw*M9Rl8vL+tc&YRIrLZYw9@htAeKC&c4wg3gel*6}vDD3g9{N2fsV5#j)iD<8z*-o_krWdJh3u# zXnh$=fm+npf0vV0@B{C7N37=QCcTpM#jF`$%SZBZD^U$JqZ(ttYGt;aiB8f2r3XkU z7K$tmgV1X$Do&RMs637#`&#g?llR&Yt7znK7e8>;>K_mix@1tNxwM)1maJB=jGd>m zx}qHhk||R67VshvJ@6JWbh8Z5K(ynrTEPb{n`f2qHCpnfg?T0J$W-GGh={~qTFoFY z$_T7hzSd`NIHU@&7)(^a8pRMybC0$i@NVm3QA`xi7p=a=*FqHX9Fk-N6xvrAr@m0h za&iJ0je>o(#(C5|SoN9Gv(yEchLzy8rS7z;&m|}r(UhEv&#GjcXF0E}?h0%JI0r2U zKI0Su35<-=aH~Gsn16-XW#iLcH#B)yi=FxtWB^QJtV>c!b(mG2MH?!Y-uytJWTFALKKI-GF&Z$C+GQfqtmPUNu z1qDi*P&n5VKwGz6#SeV!?y-tL5mmwvAWcNEuc^#NViNegtl*XNT6tkk`E6F0Y+XJ& zZiCk_>U`;qq~op#W9+S2CahLo?jQZ`5D+9DLLnj>8AOkLig$_L(#|<6^k^rm;Ik$^ zeL1TbrD}Y9R#fD4N{Y3CFCZ=#gpz^-YpoTZHTVjv4&;nsp^9YoHBy>zcmQAIc2{68 zM60p`g%{>icV%@ROF#f1v+#23ZT4~t3ZNL+pN16Hk*D6hSVcccdZGQvTCt3ILRlQv zo2h@q%yr*dYhhof&UqlK{Jj(qmrMZ}U)#w_bF(K>6$X7kQd`^CPUlXn`c`dD-fTL8 zR3K9EHk3~9+B9*G2sg4?xv{UA7z)sYl=7`vbuyk12IkQLLIfvAi{=fg@7AZ>t&B}H zA_uoTIgA8e#FfGkj(s#r5g}SNvcRg{^@LcZzlTNWvC12(O&BUq*CB& z_H#eOD&7GO3ZG)Z9sv8=?=ih-+L?hiaKs`D zgxso;m6LVZ6|Blrq*du$v9CH!;ALW?R5$1SFQo3XuND9LXU`w1=#oZ3cQVmYCU1gO z&VcNAv%uBcNB}ohE6DzhpE=|}rs>y9g`&+VHxv~c+Yr_lATD&mHWi`ZU#D&-<0Ny% z^{GFJDO2L{wKQ3^5Dr*Oa<)|?EBpH7J*D z)>mH5D&c=K8@vFatEMIeA0VHBz==_)U#1eZi_Gcc$X<#-j78F{m5^WAm}DsSw}rL5Wk)e&e;tY$AP zl8{hHM6>i8vB8Ts_Q3hEsussxArbNekaN+SP5^vZas(##mK% zfb2szS3>|&;PaLPwGn? zO6>BTo3d)Q9|o<0Z#%)-oo2nJOHE{E<466GM3{R7C z!{-MGhuMMgdwD0HA=dT=5ED(Y*bfiKNjFHij~FY&-ZVMH zn16*G==|favl{U!uv-L=#jo_aTF0faZ28*|Alq9|d0{^Ku354@&1Ris`5^rJt&#A>R``XAnXDi%QW=3wuq>L75|Owm~4)* z00ICaLB5t%gSd?0Q8%Qrs0iNjt-@O{wGEa*=~fez2E$YdR9_&_%0<4Gxm1RbDWv4( zF06HG?TA>V=@o$tv5IReL6pW4^OqB(m7|Lw%xdAhPHp;kRvmZf1$QED*JGFVJxVM} z<1!CYrJD0uEvTDp9Bvl6VuTdn@1l8Kcw@zb~?p9uIB5&e> z^oO~>Xhpnu51W13c3Z1k43Jj;@x;ZsgXmx~D*Y;X17R+qArJhh(!cYStZLh9K=x|* zullW=Tmij47MxmpL+FRqir0SjEm+MYM_)_uE+$+GEeFkoGg#zX(t5CvGf;@LHr@fA zl^Ps%5H-$V8FP-ReArt6dQzF8gViSH6{6zKJMY4(NHuMdIE5n3K;|ADR7i@CZUPoy zLr5wo>m^T%Ri02Kip07zpkK+?QkQh$(!AmtH+E9xZr#p}9iS+>K@zN1<;^T{dRiI6 z)i;%RdWMFxeJ$Lr&fh(#S=GX(o0)J3PsOo_yG(jr>go{}fh;%tweW6r=3W}BeH=IL zYBp187uDnqg;wWQP@Z>}jl`~^y6--fRoHdc*{7H07Gwa^GA51*uQ9V$EU z1rdB&l#*zGN0Y^+%UQ~)G&?BtmW~|J6b7xnZ^92mXGFReBM$8=R~# z|B}wHgqon@!SBqdP&7TwiYL6$En~Gu_?|5=nHR>jRWKF7(=!ku7>b?$uw zR)vH}sS$YNwP6o#ERa{fE!8vqW~h;Npn{U!`R9+tDrp-E2|{D>YY1Pf zVZ_VfdwAT0{~A(S_*#>n{2{BNtjI~D{a7pE340-eSE|RRoA(wrHJ-wGox0OU8aaeI zibxRY$$3qlOff2NfmtKAM_Jm}D)`rpC*Fotjptevj7yDDYZ}gIx`>LsW%@UCpUfwR zsqDa(H?xXCB~igCP3%IVD)m@7%t~^mY04jMUn`O3b05K~@na{L$a*udy2)XT1-wE)tyn}q$6%kvdn>#!ol~~5>e}G8sq{xX zX~4x$<&fB;=*b$@IYxaOt4?xc1V{^I`|%d=>@uPiIm(P#5t$N5``5Kn3( zUY{z2&SAcE8=8-%+s)^nJqj_yzFxrP;7m;?G zy;S&GQXgnx$s%Sz-GpkVxs-(461!9~`3HQ4RX-ct0xc1ZLTx+h zd|sIT^0cJcBn}nOoYw-L_51r-6}$8`E@@OrlmRP-@mp~4*jb63AN$1s7;Js4lea&r-G-eLaTqOeJX9p^G>-f`$3dQI$UI3J5 zw*V@@59qW)dNEC&7&_FS)yfV$>H=2X%;a0Wj8vylncf|t291|Uo%Ou8`C5fHw)4#k zSq)JDM3|?<4se1iq3|2n?7NXYOyH@#cvDNe8EElnFE z9#LVfQ@`@9SoMrHv>eOD8=jgGDx?NE#S|GK$e{YQc*3+*Mm-ASS4`+>RWI-#%{vAQ zVb+X#Oe(eG$Npxl&KuEA;U)tYT!>(ALYaBjc1{M<$11eeN~C$z%~_pK2Pk%u5u)}r z`U3-A8;@I{fJ)<4&(|tsao77at90}lco7XA+8(KKy1RYS(wmJl${Yh$D-qGE2wnwB z=L{(}kVwveC#%~?ur8M;#%oZ-G&}!ef>jh8TKZ0Dw7|`%7HJ9!)b~g@W5d{woPk2u z?XJfTSAju3#j+n+HlXCszeWU>3)AHvK&SP?kTBHJ0Z8%Ra+suO9YA5UI*Z6;&c^j@ z)F^iO+=;Qus4wp|6%mPn_$;2#M1;5<61(jT6e9SkdpHB|p#VC_4blEgBOikTPumSB zBOB8u4Wym1jS%5*9l$i_X23<79p!sOEqlw?Vw%r8g;le#^2VxnCu&6^5M7%3t&l?M z&AgzIHr@Cycjt$nh*en}P#^TbsyAoLy`&?GE>}}(t$eL7e13>5WxPEW&9oYa z_%%v`%c|$FH?9E7T~$_qeIKPSsUAXu(Rj5dd$9{aV` zw<@pUv(9D}MHSZ_X(S4bc$5IL1ao@s^q?UGHGWpb5B%^A!&SNJLTCt%fEPyMl9Pq9 z=PROq-~qIGah0`hxD~6*)PB=_9}qTj^&(Brw-yK~DA3dtE&E#W+K-WKxR}P;1$78R z%?yCx+DJ9a?p!npmRjsmIj<|eR&)#W6mlm-*&wBA(-}qQOSx@*WweGq7GlDQZ}9`T zo^G+Ln~Z&3)F2)xz#sW1q)HRqSDzE6mfy6e2KHLf?+SFM=rG5 z@%TAR=XN3@Nz63dMlckwji2J(^2VB(!W)65yg=4ks6tHqwQNIt3JsIM@q12|Lz_{W zn{@9PO-O)VJuy2l{#!8d-E&#h1RGUtf_kxgrwGa_a{Mid*)!nyELp3pn-mVo3ZCZ5>|id+SEC&m|K*;#{o7eJAWwP3u}{~Q<|>Yx6@iZ_;cM4UHw`sx?4I@g=mP^7U4|KC$1aMQl$-_iTSQ6yEBDn#LHO}_QHtaogDr0l1~Iq4Sr2QtPs0Q-R{S%(z0^m zEwkkXnIB6)5LrpcWv|UEZc&C1)G#>*q#FhUEd-#weS;z?5B7RS3tXEWPkv{p0Z`;4 z0GR9N#%io`1}s?d8{ROZJWy7`zVt?{lI%cuvAD)13+JilN$esdD4&rCZaYx9TSsnX zRqNkOCN3F5>v&-$U?&kf!G24dGg-N0oRw^2*JoHISe}8g;?2~z1eyLF>}^p8L;9k6 zt4-slz;*c017g)90vbhBbqg9@U$-c!Wz^UHissHX^SZJFm%KDqDaR^7_tUu4*dAy~ zK?($}L^0vI;SUu2z((30-2`t)bB5Oh(Tgm8(;?B5PXpMBjgMlr@D@zI@HdCjBDto0 z1+^x25nx1KUQ9@|eSTSn)8?EO{J_+0@5m}p*XUL7cr<=Uq=ZA_yOHKn_b{=!ah?iy zt8?X1v5NW!CYB9&S2#bfAua`34|j$hI`FON2@mXH)d?U#rNuIH&sEDs8Et+nnP2x-qNl*~(Ix`&d{d^O70xMkSoOg#f?aZBknODiL;pGtr7Bc(%~C%FZcwZ7pN ztZEC4R)QPlysCP`2SP5!^Uwv5(Fkp=1@H378xDPxrDb0lS{@Z-%C+7tj*EH0xA`7Q zb=F$QxhLP{EfBY6Yz-1=I)Yp%=QWLdMu!DD2!(>x3Q~I4n+?J2+<-&n9PwFw9Ba9~ z%|&$pix{-sl-UY5cItN?%IciM&bt7D#jpC%!%<1e)5{|Y*TPV|v7PT-602#i4Fy%v z)U@BAWWh}JEciJV6{K@s3mDPHGyZ^8Qj`Q|guxc}1bOa3+WG;NG1wNi^CD1}2py;tEF2;1r~ zg?M1{krxcLKGL^wve2nm4gDFR9Hm6ZC2hfFzPEXo0-x~nUtpELn+=SsZsUbc`MeX(5UzTk9LwL~r2 zSIw|?U?x1x?1eZXDr!2&8;_{+Ze4j>RuwPsM@ibaRxxFnfgUs;>+DoPYf*6l%b57& z%UGp)9&m*6p*Plp!)xnaG9_f73^#AkXTv z%NZze$u5!|YYu^}$YJJz+n|ylFnV{onI#U#;0dceryt#f)F{w4XH4}x+8!|6@ZeLL zQ}+q@y4W}*1^?PPiqE2@XeOyjlxmi>YLTb*DFqKMt(>OcE}pRR8b0w-R_D1=G%`}_ zvg7EM1GIB!!-G+X!=))&y~WpAm8;S6;j_Xe!}Y_fv*5IEX*fl^o{iN?wsFa8hm9>3 z%~R8XthE_TgHT^&wb+A^Qfl2U)f|AKQ=;-M`CM=7zR@;HjDL0AL-YoYl8wgi-4nZ+UKPHu6o{+cQ z&c0Us>tB3)sFj;|E{Kr&R$fB^4BAJcVkBtPB@sfywa34)8@D-G1eB3OwO0A$b^zc& zpt@qrTRViR5KJy3eR^vHh?IuDm2xNRcaCJ$&r5qte?fF}+$eEe`j|+jK+E*ak0!s5?_Z~m-^nUO zzl-;#tRdSl^_|!DDo8S>gO$o*s(iw?{>6|2%|OQ{uf1r&&VXC6Dul!O(TWc>AzfYF z*SoNqA#^Uj@_-kH(zFO3ZJjW(3!rmWS3j$j9Oea!tjst;0)?gHBkdx{^Z_}5d8j@8X`QF&7+62UX;jZK55cZ^0e+J2juS3n&$ zKKplu>X}jgpH+oW=mcH!gpzoQciJFGGD!bBK7D*xELPQm1aHmB;D# z^Yeu*&Z)VY|N>sT_4CTGt-G%gshY^okU|&nG;Wk#0GBSbDh(Gv%xDvuG zM@ly{TAdnr>p87N@HhG+R-;6ce8~IiAcUVKuQLETgpDOnPFri`Zaw3L&1zyz*+#NB zGt&40o>1?7Pq%olPZ`q=6i|oG{58Yg>ngO2| zwVU;l9anDbYc3y>SJznOh0)UNWO-?kDHV|WCWw;Ga_*X@YGtiYc@L`w5A``z(XX#1 z0~Zhzs+7W|lM{`-P4OuBfytZSja5nuGZ|ds;UD=|wPVhPdXB_+TFYhpKqWiA__tZ5 zQ5h(o@QAN9Z->R&3*?DN34)!L>Qj==yIriB?I#)ZtmK6Wk7zN(RobFCuFB_mxhr0K z>HDnekyaC+|C$o|a!6Df*QDSGJCgAT;N%R9j}vw_zIKR6W$LQlNV1%6Y-X|=6(Q;d zZlje>^Mu*gLXD zd=y!@;C zK%npPU{?k(5=}R_ATZB12g^)vtYNo}16_!-zVbhZJt!%TpPti9;oRKI^wdPM z)QHeE31O}_#(LqrPJZwrRu|G@?w+Q}$`}Ve5sF3k(H1N7szN5#F4SQre*7I)m$gI% z%%gH8cY{Geo(#$$Uuu%F`f-~^S@49NQ_f|z4=MF>r_Y#GZ-H*pyj!?HrjUU=Q{k)l zfmaQNw6vGhN!W_6xLcqWXLL!Z=8iEer`z}g1&pY3HUH{hSy4LJQj1fAZiStI5UR1} zvnkYAYegyG^`B*xBXvhzCeOg;`Aj-gg$zbCN90Cfy{d>mb;;X?kR0_Lw*akBoqI-7 zq}m}>G~-h>#ZRyr|61@aogZAt>T>#HLwF76Nn4TJ5cB|yM*v4S)-af_RY3NSzkpSu zJ2*aiBip;>h2a3OmB|Gt8%sIMZ|o%}v)V_U1mm*mg^6Y>VaA}FSj-|jtc8ZZ7V_Aw z4{TQL9rUrM`IwrE+|U6I?MHzMn-D+64irw-)cu_SjgbbgSz()uK|w{7k@jvZJ6b$* zPC-sqrFZAuk7KnDBvXv$_;Owq`Sq~2c}B)1m}-Non6(zF=kI?Kt7at=+`!ikvpTgt z3Jk`YM0OjxiEbE#q~fyG5bS+27$Fzx=%)D06pum8z=19;e3z2!Y zh?Y-Xc2ia{l3SvYL6>@q@rL4k=U0D*%@v4v}JIon~UGtW! z_%&R+u&)yz{tT;WK!oQ*p{!Rgu8|Ro%%gsO;;P&tlaupvKuZftMdpHYQdsn8V@*yXq^-RA%s|D}Ux!>DZ)oa(R!bw;KIH+v7 zTQYgwmeR)d78I;b-SE?_dIj}xZPEkiZe@6`+IEszX)GANJJWh0D(Ceh-(%J1(9=$- zH5HSldg$wGYSeDZysq428M9O-wP3eOQXuU$c&J~7KGP&>r;&0tsmfV-#{C!NxMh ziLABa3GeewR^jYXZl4y$v5J*|r%6Nx=Hfv&FKf{9f`ZR_?vo_`lwP$~s%;3k4c}CS z$Xv=Ed<&6z*35*K7ZmpO8_!_XbVE(B3It72G?e0b8=}594Um`SH%zlojhy)AOIb~7 zgzw@gH6DEAR1IF4GmuGADAtZ%c zFm=(TtSY$bfI~%rkpsDdJn3Tslj`eU9fZSJyaktkeyBNRUQ3ZvIv2jSlP@z;F(E6V z*w6Kl7iG0_UVrtIv6^vf>9k4?BV!T2A`!@Ml?$8$O&6>dzShP^Pq7*m5)sS57~Z_x z81c*4dX6dn$TW^oLmw+%`}}iRRTmLfZzAB%XJy;~ubqLq23R-+#zeK4aC|hU^WOKc zs=t~7mt-*cR?{C4w0OJ>Z&x-YQ(9Hy`O3wtg2O^k)V;|nX-$5BZVt&D9VV(hu9tl+ zoUG1QKRZOdfd_j53?K{Y5QiPPLO7vjL*+{9a&Dpt)I(ymvepkD&nh$!yD4+c>;Q1j%MI1g$nE9AgOZN1T8Uk@ z-e8C|ryo+d=9v-`Htl*@5sb(fk{KhCJT*0|ofBRctKrkyfmVr12^}4W&*A}1M*&c` zS&W4oX6l?jWff?X*ATVR8=FktEOF&iuXgm2)s3nV{9Em-dA3e^lqsE3eRpcdvT(Fb zoPBEfn!8&BUx;5{xhqy_)24&hR)}3V7R}KvFm*u~k(j07ua$S}Zhy-vB^EcxQHnO5 zm(>q1h>c3^z_FSK!uwj4So_Xr$EwUK!Mmi}84zF)Ov+oM2u+nrK2|(gofB@#Dp?=s z-6pya;;eb`hSqS1p4inh8Cl49mqPS5`Sr_Lr9_fWC_if|o2{c=YZ#%n&6vPT+99f5 z`wRcVDuSMxY(~8YfsXDY?PC*3Lw^+$YQV78%8h;d3u0BXX=-tX#in-5dnrz9IZ>OH z+A5(Z9;no}u6h-#_D(dVcL($uWmr_SQh90J z0i$&LE#Vs*M-=N8{)6&$GVK_{!Eh<+A4OYaq=bf9d2 zK2V?NbkUKllA4%v0pMEpwV@8^L&-Q74bCJETdp0yT%?JE*VSY!#Y~(vn<5mght%XF zqPB97`&g*MbXI?dRegXoF>uRsV+ZcTk}MvD-*YRxH%cP7cERe#tK?gY172T4foReZTi163Y_?9;@gvQtU0)iao@DaDD8-a*comlMVX1IXjz9>*2F_Y59hWEU zWfh%6{(_O?D#)?J{L{drUg+%hmbFCX7E~h5EAAVsj=B#ewQ{mF-S}D_a>EO#EE07v zW|`GOCf}Jl*2v*$jtcTLH;AgiQYdeIVb>}NT-?W5Oy*dvu<0fr&1yQ9!MGaCa-+P9 z%Np-|x23+028vXz!=kVQQ!f|0;Nud!9_U~rOeN?FOHu9#)6K|8Jp$!A_tS36DyJ`4 zRnrMibHP81ig0LEecdmF*wKXYLg)28x3j8qeIayx92953%Z)%J<=|ZTMVbf8iCrrD zdYj#>N`|9^jf>!o#cklTxENQ}-vB=m$go=R+Bbb9tB$9vDq#hyis|-(e68&;};ohfcBOhsJvU(eI={&DEg@X z-h<$;Wa;$Y5pYHaTsDJGpJ%*F#p=V}$7-rVJfTh-`$};lm}!z(^$F79M3R$nR`7v` z-IdjWYy)pXT;y&A8lcgY8|!t^B;gq6yjG%&4^74@jEy^qz?-iXK8@-wv|LB88C;UM z7HN);>UMr`{;-dSMvD+U4hnH&mC(s=1c=fko@wnWht^t&;Aj4VRr3aCMViY2%8B#3 zRwOUUYc2@BGuEaXPguEITV?Xvl$5vJC|SHS(7Nw|1Zn8SFf!<|_3%~V*FS$Kt0spE zQxxB9DLl&ywt@j?U^(q}WkWm)YptBDrPZNNrNO!pJ<_{_NCYKI8PUf7BkJix&@?Je7rdf z1^uWV$l?xM_vWmcx(Cega;HOBZ~%Pv!sy?driO1zTE11t3pQ?fS*+5_Lmz>YBqpS- zyd1K9ghmJRMk{N(wbshM{=+4#YF)`ZH;5ij7%@GptVkOu{)!eCN8QYYcwq85`-iCv z0fxL=O@}0MDW(Hp{&^5^h+y)qx>LCYxBD8a9Cey4p<#BQ={o3(l^s*-0{Bv)hjQZgK%x6ZhD%ck)FGh0+?CgkXkCxER_ie->_BJcjjT#nyHH(iM)sAyRqmFPHE)zK zvWJp%F^`=ZiV6E#3YlH`PNY^B8ZOmnwq4=n{?ye&MG@6pp(}!RaFOH%$ZD>F(_uJ7=oHpk z@vm=r4y&%D(v4+?m%%qVS&{>d*t8TEpd<|;sodE2sYK}p!Yaq6!v}X>lXncF-oL1G z!#PHLiyx?9#ZP=Mt38BVbrO79``Utc12IhZBdsQ1@SqpptfsEVF4KPX-#8%7a@Jbefycd;RnLoy zDzH-QZmP1vOJ55q2Ng=F&qo%O)5`rSP6)Lt}1xQRIcfuWCg2}zwsbey``kpJt@iG!!TYJUxivL9`4T| zCN#!R0nt0{SXTYlj~;sO1_MJTHVM`9T3IUu zMhK^LYN87t(^NXW5q_!wsx%b@q^*D(*^U(5A*=Fp#fs7Vg3Z^kiaH$)9>gDKAhT|@ z*C<8kHKhTo0lQ6hE1=~Y_uqt74aT8nwX(@(;FxlJOOMb=G6I$UQ+A+$XWi{ltSVyW zP$3cUE=IG9U;SeVMNt)8q{1H!wpfJglWbAVGM>lsDW*~THMc*5>! ztU?ze`U`pIwO8RfR?c zOsrkGTgShc)d7`5(G{T|R(0D4AxU|5eh#%<_fm^rEBpEa=QRhQ?@@(c`dX2t;~0`0 zP*sXsASr0A6{~;nM?>u?Mq=siL#8IUleI_1`3&c=Nlhp6${!! zqQ@i%NrpLT3mR-$~Fle?siA)b&z zVcxBU!~>O+HT|(z)w&%maD1%11q^23Bjino(M(>m>_FjeP42!vtBMW2`X;S~_BE|A zO9LKZUR$TQIKr6muZ1%(^?-NBs{fDji{fOhTD!x|NlTyhMV-fHvbMaSfWi0Q$7(`A zpPw$DQ!3>0a(fNoQGWjJ+=7HWJ1{=_IJNcRv1(GB^o1%t0@NOEgwPi3H@%YlloJS;Bjp z(bF$1l!WAK6>{!({XMJtLFkbZdJHwev3FzBfvktmq$3(FZ6-kF44i&3tIkoTrOCUj z70*2Cd`4m#I+R8mfq1gG3a&jN9$1?56RRBq1-x5EhwF!dm0<9SiIyVuQ|&Xl_Z6&C zE)YrZf63&@U`8fE(6OjJT$8IpcbS*rHC$Ro+Ly$)Nvxh#{?!=`Ng>h}nHQAvS~&wx zkQ*xFL5bW`IXz#U=~Fnmq3o&7qz2w}bt_gc{0OTmgy||U?kn$Bm@h7bGvHJif-8#) zadl*k*;n&O)fu>D=;y%8kA67g=?V4DG?6N^Y1J2FeTMr3&BGLhmjV z(VWir|1DM}LHwUKd#4mI$P)@TH8(1&qgisk*@5xZ`zOBfZC3q(%st0$%F7)-Van38 z5z;^);Bkvyd*b7NViA&yc$Y=o^yDyMROUfICF8<96s;$!@@`%Dc2*<#u8$qa=4*Mb zoLA47AKZ!4bB9i32MV#v)YI?Cs(z{ranYn;2STQ#qe(>$`f3mtwo9A6R5`D!{Hue7 zSV@wTw}4nooXUul#!jmEtn0{Ol+L+Q`x?3`>`iXCqRP8U z8+lsYOo1UETKpiZ1lB2TnAO-&UC~=6l95ipT;m2QGv$pfoPo)Y z^V*a|qYNXoOdhMTCh8{QfjJyFH4pn<%?tkSNwKOpXQCrhP3w}TL%?G z3OUSC&yH2dC0>TMW+%%GN-vmr0Bi)zLfIsNWUUo;((WG&Rhnqg!3kF)g}j-ffh3;S z&ZH}p7v!yx-diDyTeen7v0|Q9m4@ie1}l#6m5L;!d>&%f(DF)eB%G04?6qQcQIqA-As3d|4+p-qclE3x)X&t+A0BkqbkZ#YR15?))cnUXhZ zv7^uslFAOe;jbQezsb%KBbWN!UJNeZ9)~&}raPRI%ubs930o%^s zv3=YA-FxqQV8^jP`^T@^@RVbIG`V3zejPi`A7|pA)!w%K+cs>Nn8>dmAN*Gq)X6_q z_MUa_j{W}b1AEsVzjpq%omsi+jizRZkXuxx14_3)(0Km zJ8A36sompGIIZ73?etUo`QN5`Yx{O=-*xoq`*-Zzv46+fz76+X+qJfL+y1qqEn@rL zZRef0W7qbh2RnAIZ8+h)Jv-OVTidn&=+PhAu;sD4_Mhv|KW^>lO-Dau%V`@<-?z5+ z=u(T=p5`j_GiAtvHSL(b?p8#xBkq3xpm)TcOByo{aTi~VZ$N+v;WCH6P#=8pZ_*LJP@6My=ug&QB^cjniv5A!GXu5JIV zwa4!3?%ctJ+<$G~zHQsrPCl@I&w>5%E=O#=;Jkg?_Z>Sje@y!iN9;SIu&}dspLgEw z^$WZ3iszpHR133A@hP+uYl>ouk!peEnV9&fK|n_7Uf7+qrMeat!~kGCklbBy&I;=vDQE!XBk>lWvnUHh*)`*&Nn{&WDcE|2=jN)P`cj#9Dz zz{H`c*tLJXe{;8Aw1WKcgWGlZMI7P@_8!O2 z;tBR|TidmL$FB9S-q-*66W1K}EMNO)##`J^e)|~9JLHkszxS;5OZ)CGU46u1ADQ<1 z$6OZE|EVSI+p+%LyXuThk2?I4^83eJlHWSUk`4*_&OdjLn05Wz_srgoPaihu`^g^} zZ(#?2_ZVwC;b#>&y2acgMY;s%R3~3d&riPPUE1?l6S1T zoiDoPir=2&4f5;g^KE)=AJgCR&CmYfVV!z@`*`c}JI7eh zAsg@u^UBX&dBJlw+qV3=>-z2cIe+@#YERm>Z-3I&-j2OTJovaX0-~Jp6A+q-Ya?p>$$A9(VX6Tov1-TI*ZsasAs`2j~B nF>}n!kw;wnRQ&9JeJz;xQ~&kskrL0T>o9ulzh1m6f5-m@8k#QI literal 0 HcmV?d00001 diff --git a/projects/eval_fixed_ja/ise81/tb_eval_fixed_ja_vhd.fdo b/projects/eval_fixed_ja/ise81/tb_eval_fixed_ja_vhd.fdo new file mode 100644 index 0000000..65518c0 --- /dev/null +++ b/projects/eval_fixed_ja/ise81/tb_eval_fixed_ja_vhd.fdo @@ -0,0 +1,15 @@ +## NOTE: Do not edit this file. +## Autogenerated by ProjNav (creatfdo.tcl) on Tue May 22 21:51:13 Westeuropäische Sommerzeit 2007 +## +vlib work +vcom -explicit -93 "W:/vhdl/lib/src/fixed_ja/fixed_ja.vhd" +vcom -explicit -93 "W:/vhdl/lib/src/fixed_ja/fixed_ja_body.vhd" +vcom -explicit -93 "W:/vhdl/projects/eval_fixed_ja/src/eval_fixed_ja_syn.vhd" +vcom -explicit -93 "W:/vhdl/projects/eval_fixed_ja/src/tb_eval_fixed_ja_syn.vhd" +vsim -t 1ps -lib work tb_eval_fixed_ja_vhd +do {tb_eval_fixed_ja_vhd.udo} +view wave +add wave * +view structure +view signals +run 1000ns diff --git a/projects/eval_fixed_ja/ise81/tb_eval_fixed_ja_vhd.udo b/projects/eval_fixed_ja/ise81/tb_eval_fixed_ja_vhd.udo new file mode 100644 index 0000000..ec75f19 --- /dev/null +++ b/projects/eval_fixed_ja/ise81/tb_eval_fixed_ja_vhd.udo @@ -0,0 +1,4 @@ +-- ProjNav VHDL simulation template: tb_eval_fixed_ja_vhd.udo +-- You may edit this file after the line that starts with +-- '-- START' to customize your simulation +-- START user-defined simulation commands diff --git a/projects/eval_fixed_ja/ise91/eval_fixed.ise b/projects/eval_fixed_ja/ise91/eval_fixed.ise new file mode 100644 index 0000000000000000000000000000000000000000..4d018e385c9400422dcdc1fca33e07c2044c91ac GIT binary patch literal 263229 zcmdSC1-uo-8}Prg#dVi7X-QF3z(55IR74c)LQ%TAq%15@L@}@x5evk?784b_yA`{; zu;1tT&h9yT?%|%xMSk!9{meP(tx@BZCAKXO(TYDi+AKKt#q_dy5m zciEj#6CzHm|^dK7A%k95Y_(8q;5UqtC>C{YMV!(?@z_RV__yaW+jN z9dlik=E!fM5t$69iEI?~!YZ0yap}h8ODB79-+q&Z4e2MXDB)ghD=j;4?5I9ttxNP7 z)o)mNH=FjrMa%Y=O7w4+s#jLN_EmYEbt6NUy5eshf9iFQ%7ym z!8rO?G&GCMDCdb2aKfUYnRb#LoSsun2F5xJP931yS@zF3k#t)uIn^a)XQzf!)2Zdu zcIr6mI_o*>I~zC~IvY84oqA4vr-9SZY2-9^HWmkM>NJyXYvHtXHgQ^spKs>0ma(&i zv!&C!v z&faR41mkqKvx&s(iPhC)%G$@-*V#{e>Hz0J=OD58VCN9$Q0FkGr*pV-gwxA8(m6_6 z*W2mi^wlaHr=QbbSWgOTg=Lx~!j3d-KVcx%sg8Yw9y6kg!-i75&L9T}tBE2MN`#3LWX3!-aLk2uC`smvB8X%8?H2E!;@zaHJED5^f+SJJP*2 z?BWcNNM~oDu#+=L*v=U&Jj@v)+`$smu9qEh`wsl4e_i@Gu zyE$WpdphHUdpP5TU7QKRu8vIIvOA6z?&eGq?(R$$?&?et8tEwwQ{`_HXPU5;bBwU1 zbF6SP=Q!b}&hf(T&I!Vuo$11ZoD+oyIwuJac1{+ya840!>zpcV?#vMG?aUPJ>zpRs z+BsdglQT%9>DjtPvMe)`9E7_2Bw&1GpjF z2-b!5pju;OoGBZ^Mo_18BjZll1U7}uU~||4wuGBNT`L%lK}L3^##_V9;TCX9*ao(R zIs+MT80FS*8@MfO54VHc!yRA;*b#PuJHnmd&Ttpl8SV;qgS*2na1YoO?g_iWz2M%k zJJg+M7{Z3(Y#7>xfovGUhT&`&$cDjd7|4bpY#5A&X~8gr4a3$jgbl;lFl-G2*)Z6R zc#G=o2m8YTa3CB62SXjkhGA?N#)e^R7{-QSY#7FdVQd)2hGA?N#)e^R7{-QSY#7Fd zVQd)2CK<*$fDHrKFn|pM*f4+%1K2QtjWZp|6X8klWOxcZ70!SUB ztFD9#;8pNycn!Q3UI!P#MeusK7~TMHgg3#P;SzWYycOOCZ-;llJKdQTP~q96kY`gipbz;WO}A_#Av5z5ri@FTt1LEAUnL8hjnT z0pEmg!MEW%@Ll*Gd>^iWAHWacNAP3#3H%g(20w>iz%Suf@N4)D{1$!(zlT4-AK_2% zXZQ>J75)ZS!r$Q^@K5*`{2TrQ|5X}+P=AbZp$B~!zz|l0WpEuB!5CJDHDFCx3)Y5p z;JR=NZy3%Dh0 z1KYxOa4Wbq+y-t7+r#bP_HYN-0d|C);Er%7xHH@Zc80sc-Qe!93)};Cg?qwoa4)zw z><)Xtec--uKe#_U03HYrf(OGx;Gys^*b^QOkAS`4k?<(k8}@;HVL#X(4uAvUAUGHf zfkWXiI2?|EBjG4G8jgWu;W#)RPJk2P(Qp!+45z@Ua2h-Y9t)3y$HNogba)~>37!m3 zfv3V5a3(wro(^ZhGvI7^COiwyfoH>W;JNTTI2WD|FMt=qi{QoZ5_l=R3|;ZcrUyU z-VYyu55i^eA^0$S1TKe{X;Op=W z_$GV{z75}j@51-s`)~#P0DcHRf*-?A;HU62_&NLnehI&VU&C+Ux9~goJ^TUw2!Db< z!(ZU9@He;;{to|uf5N}u-|!#!uhJC=4b%%$G;hHxWT7uJLIVFTC@HiC`e#;^%&3Y)>^umx-hH-W9-rf@UZ8g34^fLp>g zuq|u{w}M;4ZQ!=BJ=_j%4|jkaU`N;q?g)2+JHuUIXSgfe4ek!Rz&&7BxF_re_kw%F z?yv{k2kr~^gZsk+;DPWUcrZK!9tsbGJ>lW-2-piA36FxkVISBR_JjT505}j1f`j1@ zI1~?3vG6!}JUjtThbO|5;K}e5 zcq*I$XTsCq>2MZ21I~tL!n5EUcs4u-o(s=|bK&{$0(c?32wn^?ftSL|;N@^0yaLXL zSHcDGDtI-#23`xVgA3szcs*PUZ-6(#o8ZlG3A_c~3U7nA!#m)e@Gf{aTng`j_rm+& z{qOpTjTUm+&k2HT(vC3%`Tk!yn*}@F(~) z{006Be}gOG@9+=!C;SWk4gZ1vDm{VFKo@F~@q8G-5LSa_a2*)I7*>ZhU`<#H)`oT9 zx^O+XKHLCq2seUtVLezMHh>LbBiI;j44c5Fuo-L)TfmlZ6W9uF3O9qT;pT7)xFu`@ z+roBmE4Ve>25t-6!|mYqa0l1{c7&baj&LWqGu#DshP%Su;O?*s+yi!nd%|vTFSs}C z4tv0T;J$D_xIa7q9taPD2g5_)q3|%+6CMtafW6?6@F>_D_JMt2KiD4*fCJ$mI2aCr zL*Xzu9FBk^;V3v7j)7z0I5-|ofD_@-a1xvhr@*Oj8axIb3y*`x!xP|icp^Lro(xZc zr@|R*<9;I;5NxDYOa*Tco|26!X93Em8sz+2$0@HTimyaV0|?}B&3rSKkjFT4-l z4z6@W1ufo^h>+lWu zCVUIN4c~$9!uR0&a0UDTeh5E;AHz@Jr|>iQIs5{C3BQ70!*AfX@H_ZD`~m(5e}X^5 zU*NCsH@Fi14*!6E!oT3(@E`cE(iaE~bfE_|!}tLVVKrC=*MSj?VRcvo)`YcSZCD4c z3)h3|!wukua3fe3)`Rt71K1EYf{o$EunBAmo5AL=1#Ag7fvw=Ca5LB%ZVtDATf#Q5 zEo=w3f?LCF;I^qFR);lUO;`)ohIQb& za6Py_+yHI}H-dFxJy;($Q0l$spds6hU}Ly3Yyz9YX0SPI0b9aNU@N#O+zhsco5L;O zmaq+M3){i1;MQ;(xGiiCw}acm9bgC85q5$*!kysGa2MDa?h1E;diV1GCO4upf? zU^oO0g~Q-*I0BA@qu^*b29AZ};CMIzPJ~CpNpLcp0;j@h@ECY3JPsZYPk__miSQ(N zGCT#I3TMEX@HBWjoCVK-v*DTWEI0?A4bOq+!t>xzzk%Pv@8I|F2lylW z3H}U!fxp7v;7a&A`~&_8|AK$Rf8f8$P#`qWg&y=_09D9@)nFN12SzZ4)nN@-6V`&Y zVI8`I1CPlBj89l3XX6@Emw9JP*!==fex&h43PHF}ws`3NM3~!+G!u zI3HdK7r?9F)$kg4ExZmcgp1(ya520A-Ux4kH^U|H7I-VX4c-p#fOo>X;N5U3ya(P3 z?}PWl2jGKn8GHyn3?G5Z;iK>|_&9t5J_(-Q>_fH10xv2>aYf^32VXH zunt@ot_RnL8^8_WMzAid2kXNIupw*&8^euZ6WA0sgUw+J*b;66Tft4?X0SEf9Bu)( zgl%A3*bZ(5w}#umZDD)39o!!706V~ruoK)7?gV#+yTHzHSGXJ89d?0xz^-sl*bVLl z_lDhJ54aE97w!l5hX=p|;X&|VcnCZc9tL~D!{HII7d#Rk1$)CjurKTf`@;cnARGh- z!y#}e90rHO5pX0N1xLd%a4Z}L$HNJ5B0L&Sf|KDCI2BHV$G~IZaqxI}0-O#{geSq1 z;VJM`I0Mdvr@_XLU<9p7+wM|g_pt0;XHT+ zoDZ*r3*c4oYIqI27G4Jz!bR|UxES65Z-h6&o8c083%nKH25*OVz&qhx@NT#i-UIK2 z_rd$&1Moq(3_b)OhL6DI@KN{}d>lRjpM+1rr{Od3S@;}$9=-rygfGFD;VbY}_!@j2 zz5(BaZ^5_WJMdlj9(*6JfFHmQ;YaXe_zCU%)TnSMY224g3~<2fv3uz#rjH z@Mri7{1yHNSHj=nAMj837yKLk1OHW)34{i^(1ShC6`GuRq#4!3|? z!ZxriYzMc3Tf=SOwy-_i4sH*3fE{2**a_|kcY-^^U0`RpE8Gq44!giTU{|;&><0IO zd&BOq2iynl3-^Qj!vo-f@E~|FJOmyJ4}(47;qVC93myrNg1uoM*cbML{ow#O5DtQa z;Se|!4uiwt2sjdsf}`OWI2MkBGGW8ksyICwlf0ZxY}!js_1 z@Dz9|oB?OT)8OfF7CZyahG)XF;2d~1JO`c&&x3Q}`S1dGA-o7)3@?F~!pq?0a2~t@ z&WBgR1@J0(HM|C13$KF<;UaiFTnul3H^Q6X&2S041>Op8gSW#w;GOU;csE=M?}7Ki z`{4cX0r((X1|NbC!$;t9_$Yh~J`SINPr|3*)9@MiEPM_=4_|;U!k6I7@D=zfd=0)1 z-+*tzx8U3G9r!MM555mqzz^Vu@FVy!`~-dqKZBpcFW{H(EBH1127U{_gWtm+;E(Vp z_%r+k{tADCE8*|(5BMki3;qrNf&VJk5eN-*p$B~!zz|l0Wl)Qmbs`wU>aYf^32VXH zunt@ot_RnL8^8_WMzAid2kXNIupw*&8^euZ6WA0sgUw+J*b;66Tft4?X0SEf9Bu)( zgl%A3*bZ(5w}#umZDD)39o!!706V~ruoK)7?gV#+yTHzHSGXJ89d?0xz^-sl*bVLl z_lDhJ54aE97w!l5hX=p|;X&|VcnCZc9tL~D!{HII7d#Rk1$)CjurKTf`@;cnARGh- z!y#}e90rHO5pX0N1xLd%a4Z}L$HNJ5B0L&Sf|KDCI2BHV$G~IZaqxI}0-O#{geSq1 z;VJM`I0Mdvr@_XLU<9p7+wM|g_pt0;XHT+ zoDZ*r3*c4oYIqI27G4Jz!bR|UxES65Z-h6&o8c083%nKH25*OVz&qhx@NT#i-UIK2 z_rd$&1Moq(3_b)OhL6DI@KN{}d>lRjpM+1rr{Od3S@;}$9=-rygfGFD;VbY}_!@j2 zz5(BaZ^5_WJMdlj9(*6JfFHmQ;YaXe_zCU%)TnSMY224g3~<2fv3uz#rjH z@Mri7{1yHNSHj=nAMj837yKLk1OHV<0-=E}^q>y|7{Y3>46XyUu!&+=9oB#~VJ%o2 z)`9E7_2Bw&1GpjF2-b!5V13vCHiV5}W4JMF0-M5SusLi2Tf$9XE4V4#47P@w!!6*J zunlahbgtq{0giLEO0pu*EtKFMb7mO?`>A4ip7cc8ysHztV+=vDe5^l zIX62?92vluSEaPb-kRu^@qSqqi{73TmFeNqDi*ynDe5?PAUdS&i9uZl$QqwC*HFD57y(;BI_O+y_9HUOFV$nB}qH;)^S;eAnmWzF!i+z#A zzI6C5KvnAgDk=K4!-oZ`QuLdg{%?sDHc}4$$5y2_k^O!Z)yTTxm?~EDV`A4&4&P9y zO6i}IqOvNPT9tAl`)g9vaehmhvC{e7`NR3s`OEp+kp;_?DpvS!TA?g$bX_As-gHl6 z`mrQUk+sf5jjVo4_Nf?O=j#j53EWx1IB*br;2(W|dWC5?WKNIt`3s+$_7rm1CW zn>uD)v!0RF)2J#|wL#9F4Rf)La+bS*m0=(_Z1qifU&M%Rj+jjmc38ePF&Yjibxz3emjG!Yk8 z&gJs@Y;Lm7;&J=acg-<<4iqOP%+H-JG9= zdpmCl=QwW&&oes%1sDOOCLPv)Jq* z+{SrDIMs9&Zf*7yZY76tnF&lcVMDW*u)f(_Sl4tH?&>@(yxMtI*i%+2j(kPtap5t} zy~1J6GU0yCa^ZaEVd4JH{la~nJB1fIONBQ(cMETnm9Ki&J;L*y+l5!jTGWy6vfL=V z(pfAVDQUX!x<+^~F1duyYQ$Ex;2b)98q2@5t(;RM&Fulx?<|xzK^f7%+Khxg~FaymXGuR9< zL(MQV+>9_I%_ynFn9)(ks8ecj(wZ95nlX_$Wwc|oQ?zrmOVl~qHQFuOJ?bLTdqiEM zJ)>^XUeVrB_ozp-Pqc5eU$lR8Ky+YqP;_wAL0Z_qyn(u{iEi5a839SNJ)a6?@@!N~ z8r^4^9N9KKbh|=bB}=T9Ath^A^UO>uY_!5AtiI%GwP%&ptyam^9W@p2jVjf!=6zeT z1jnKeF=wUq`@_osjFxG_qzxvAhmh<=ORIMO{@O&}$W| z_?$p$nEhpen|$uuj5FiS1X=hI(k+59n>j=7+EG6=ZYG;4W~!NHjxl;=$V9!ZoT$)qM>)G2DVGL2JE~pu z_lbHt<~WU(3%+a{bG)XCP#@ViA?h1tbZU;LFw>P8yBgYUp)svW*o9n?UE{TMWplCf>*}0zwG;&T~agQNaWZ5_^U72O4BtkjM@;Wug+I6Z%C8XXk z!^||YSE7ETisB{{`}ZmM0DGTFLkG4QJ#Y-A)I0Rju$dM0FXJPt)J0+O4pA-bJA+L{ zDeo9ySe zjsXU_BD-d4>B{VylL+PP%Ig%ZIqx`I#WI$iW4DE+ykmetuE??(TDmgJ&P{}JmgRM7 zj_tAYG%6wWj=AQ1bAi;&)F2lF`ZpduXyTATTqIJiiVW&*z28g zO+_hR7;5E2f$gud7hk{^M7L-k77Z=s3zsB9!$ilW(eNmvQ*&&~F4JhnuFLJVu#_(h zHOLj&b-tFa%&vKfP|mKrPR+4)U7^v8UGv#gl=6h32Du`;=4!#p?7A`$%GpI-nnG3NSctXUL|GmE3~<_0a6 z@1KLkpB!IXAZ?fsjdIM*64Q&5+2G5DF-!7Eksc`JXlQPUj*c?+sD$k&y%I+#r^`)r zO^il6<~EVg3%S{#Uo|o2_B07CcSMsSqu22A!D_iPO~`AhFBi(>|0>uPO^(JpMlS)j zN(GZ&Z4n`w5>1V!X|#eWj)}(EDmJkNa?Dn7?5e78nj}_CiN-iaFHpA36}FLF6?U@% z3yzD%S_@iKR6II9I-#Tm$EOxFuc!)5m&wUG+fs9nx!2rh?&k@Fv`EDhf;gMAM0V)S z;%xVdv)v=kcAq%g{aQ5Ns>Io@*3`sF9#_FrY z;g+Sva}FnM&xfq0htlM{ro`#2rvK!0wu=Acbhe5$b~;=9KRKPPqKZ!UuzAERH;#Lu1TEkDow4->7G;}8w#8*V~^(A zx#y`wvb-+WSY4Gk+|z0CoWmKt=aCOq%QI<0zD0?%SuOv`*=!a6$=PfbYwT>c_$OBEwJW1jv`X`=Wv{DP-ZJxs-4<3n^u;nOS7h0Lf=3S}#R8mE8!#-0+O&Btv?dTx``yV}QER!Cmd8nNpX!Mb<3<^Q&I6M&O|e7@Zzv zbZU-m=tml52Uxp4w%fu|t})XfS7g^aTDmg3K1qafcI9=Bd}5A4uE?(6v}9#= zp*Ulgt;;GEA83$R=I2t>M$Zl0(5)u5bD2q(iVX`cBDU#2a-f#bi$-plMBH_v^UC;7 zPMWG&bpPSMMJczKYvuCI)B>FyHA4(JKbl*@E!;Q}k}ElG_2_~qqf>Ki_t(&9 z#;%%nTUg31=DNrg*%fN(%IvC@2<7a`>(m@;m-vGQ`Jul|GrKJ;*-AOLkVS=NnCK$oZYU9Vqv+x?{>_)B zY8K7xDL=-o%ci1~TU=u0q?rwn*Qb-5CXSjRhD?kuaol=j6oTt9Zhb2xhBSySjWQZF z-FCiRpJ?Y>s~Y9%DdiNGxX2Y*wZ2tY+N#D@D77lDQPZte8*4P*SEh+>Nr)~h0U z%yW?|vW)4bGRw9oXPK=lr`OuGWwM=47j4|OZaZo9eA2}&*DXAXj2<#xb4+xlakr9) zyLGgn%sCY4j9X}eaksI_8ZY4%msmN`rSp$GntDSwN2d!hLkwZM*jA(Ef}JkfYpPz@ zaJP%DiZU8C-8ON1jp7v6svYdMu#{6=;v!dMRa-4xnN=OEP-<0Pqo!M{I%+g;mEo`> z3DLHt9O4oyS7cQit*bJtI$5E_s+>kmHS!N@tzA3nri9cXc5-)icagfUCRG)ecZdOq zN7op)v&7t8qif6f$C0vO+L)k>OU~bKnp&#E=`J#ib4$2PQ%{h$#m} zH%1wqnqxa(t&xzkOWoCmQZBLBMXt!MeY9w0b}?s)P|mKrPAzWj(u0MB)Gm{*?zF!u zeu!bQl`FEVht^e@T|E<_)UJ$9b%J!B&~>kd)Gdy1d$~tS?KhDsM=Wpmj&0@NaSs{a zZ`7zkZF>$IIc)Tl4sGRD(h94zMg#Tf>DoY1e5aIihsa}#HFYx+RM@yf z)0F5=ak*j9T~Wp&N#Xy4+ub{y0wdg!@=HqBLwZk5i_^DOX4!G12l!UhK|??EW7s$;KVwj+5VH|0f>DF;B*p-T!H~<^CIbT3xoyxo%r!6=}Ee z-?!7^`kSpH*KOGP)!pb3o)wDYk$$(`&@ai_Y|++*bR%rsOy zv+CfSB!lcD8Jr)>;G8OhbBYYk$uc;Pk-<4lt0=c~rn`DEvC_eLtO{w!56-+rx)W+i z1J+Mw-{VA1chB+iTW)y%*pA_8b*|a)EU045hG#()Yc@O!s!07TsM7E(s3P^Vpi0A2 zs}Mi4-MPlYGxdOy!}A2uM92@%kJBXiE%botlA<1PA~}Mb*Xe6fdhoM4)7|HAl}6;! zkRM%{*)={S-JK_#H8{Gv}r0x-{$-&oJv1X&Yz>3tvsy4a{sz^Po zYNK1L5D&8rS>w^2?){RZ`z&+`@}v9jG)aE*dw-5@$=*L(ev`eQJ?Q23e%fhO8kXtN z+nStqT9t++RTOnv>0zlptIcuGanE(nlRkJ@3FX0$ZSvk?il`|*!X)KO0UrR?%M^BYw?8@uZ9BbDN8kLYb#*OYx?#)v7v!r%CsZ z-KJ68z}j`Y-4>Q|gXdi2itOStMrC&0p(;cuXIEaQ=2*MrB7g>Q18dh^c3W7=4W4t6 zE3)fGEnS&icPBzQyYf0U$J(`2qY_d#xW~QMy-(_XfmHFos9=83mrzEw89RPBWz;k7 zmzeuN^kSKOCV`Om3{5cZgEm>?B|PILD<=x=$g$uFS6GiBQh2yiU!rcG;t|dIokGi6o(v zXS`(PitM^a%T{LBV~J2|S4O9LLV9uU@zf5-t|y*wpLCy++FvDIRF@U_MuA(%+>^M) zezumpTWErDpRvgrFX0xiS-GNSiWy?a>(Oha+=8i0gkDeGBCk`6+wOl(qqv2&OGZl) zO1Z^rE^p*D3ro4hYgVqvE)MsV+4YjD$n;l6 zXVxvmYY6F-@rwJZ`pEER)Zv5b|!J3C4ZXCTqNe zTfAlER2TAP`qXu2N6ipJ-j3cXmU4@?tXz>@uV`JB*|j1OO6|(%l-|hA z79XgXgw!oQbU$+Cl1gM-p@*=-*<$2`F^KCy&Tg4=#Zt;)% zubLd$fiBnle(u)M-X@g0gTn_6m^h*Ey+-aH7ECC8CQKcjy=&;Hv)H?a)$BWts!xI} zu&T+=I-cu!p6>--=vDK|`m38&z)=K)wAoOFDQANe&PHpZ^-75Pbce&86aPsx!8X;BW z@6=^|E@_0krJ3xB_4B2P<*LxF+;FJn)%NOm>w4>X>w6o>Csfk|y7X*?A92v(@PQ16 z4`n!PAj4rj84h)1IMkNmfYx&T>%0G|&dP>Erp<-JA#am9VdgHKr#-FiSyz4&_beEQ zZlbx80g>C^`2k^%RBCp4o$6nzQ(ZODncbI86RUHLheTrXe;E=<75`;OB#l_pA(2?{ zUxq|d#eW$RNflKb5)HjZUSn@#uZh>xYbKwV<)Ev6P~!NhL*fq^5`W5&XeL9Vi42Lx zG9((wkZ7t!i-rVax3VG8T#MRJI3)5miB)oE07vv%h^V@zPW!7K4pwU=!(o#|r9C3) zd-2i>`HaNBDt>~HZ@@up$)NOdOtE~JQtxU2)Z%eO@*Vb$2 zZRKr^VnwOd**D(S(YM|<(RbcfGXA!dvDZ$U?*|G zoy7%r6c^k{ix>8;xL|8ZG$LP#3wGARHWavE#wxYAmVA4pz0=w0CJVdu)2~%{yGlXb z$LeXTbV*yw8o4As?b3`&U2^xN1$G2+JXw(@$#3D3u8X9o(R;}6svT3i?ms%Ft>Qm9 zrmf;XIi{_mijLXU+tcgj?IoYTPp&^`e^vNEa5b6XR*GZpEspuSIA&LI%)P`h_Y}wM zru|stn44*RB43GPcGto-6gpxlA+NxcVa{t8@)$mGPabFeEkeeN) zBl96|@P3l02JbJwt9C=H??26twu=AchPI0TL1UYPWm@eWLT z&pSxF%zhW!J2+a&;mFZbE92~~^bScyb57^{*p3QZ{tJ@L_MHXZq26I$Pw((V-lXL! z`%MohkqGLQi&|Phu4vgQzxq2Xy(6OEU1>$H=nrkhnVK)bct;97? zzQ(@5>nm}`>lgi*ZP8wmX1xBIr6J#<+m?8}B_aQRoyeC8{s*lY5dEdC85sSot+^=C zWH5jYZ;?l6SIqig&8`QeW|= z8Qx6qH1Bk8mUo6X+dI=c%bOz}cD8qpcdmDyH`hDgyTH59yU4rPyTrTHyUe@Xo9A8O z&G)YK7I;^AS9{lZ*Lv5PeY}OW2v=={| z;EgOVXD~a#XBYBJV7p#dW#EEwB~6ADO&Tf1t}_XW%(5QDoIwC zcUpmr)^lk=iq>;RQ3{iH&O#|w{AQtdby2C~3Q|jn3r-gqRYOrmh*6VX3{$}DK%Vwotiy1^-fPx^0V661u5E! z^jyozXv$%UOunA$i%MNykfLorr6}c^f)uH__!bNQ?j!Fl@{c~eF$JZxW)4%?wtMr7 zWJVRGoLG<|+U;$H?1dxMM@Pva_NmLkdd|*KSkk9FOX5~^9oW_dtaN< zo0-yCXYbFwIYly4%BR@vWMN{TaThO0xAg&9dwQ%#&@%apUL425Fg(Dx4p}5Jtcv{E1)4R*N+gs}0c)*!alimC0=puJZ^{&dQzC4bt^d@nv0``XUOV|lXO z%l+FvW80_F-V*}jJxTnjILx+?y8zzP-ZS2_nysN=q%N^(mfkbTR;~rPy;EauGBc$< zV7E)JqMnPZ$&M({@buc%@O)fmHP}5Bm?q{k^RsDcnu(ru%dN#;@Lu#@@?Q2{@m}>_ z^IrGf@ZR*^D%fjvSFyf%RV~i-nT#>h)TSgKBU4{_p+H7PUGayPyw}RhcyAS?=;(c; zAVur>%%fBLuoLj|Ft@!x#azQ=X zuCWCvGMBAlwtc-oMzt5ufK9AS_Tw!KmSo1T^HO=AE$yRk$Lr|mdMA!_bPZAk5)5uz z=Dq8^=e_T(@ILT9^gi-F)-3N6h0G|Qdh8tU^EkF6PRE*&e?F$gzYr1%<`k{Km?mVX z)R(zYnHzCQUWGrZN<%tl6weo5#nrV%U&l4HMahIF%CKIGdfy1rv#xLBnpx|+YL@q% zifJgY{v%1qSTAQe>723_t^Yo*rPlut*H-K8L0wH!Xeh!;TBKBQQaB+v7H@qYDw`(LzRWxTGo;P-evZGm03saa|O!TUpg(iZ#~ub*u}XU+2d zLQatH|Be@VA84LwBJ}0cq<-rsU$`p5g%9-Vy2^xgas%J=LM%J;oT{XmXV z*?rc~dsu47k9m0m!n?nGO7ZtEz5B|`c>flp=-T#yf)uU!k@6|p@T~T`-|*e?Dc(Ir zDSz9PbWXfK|zZ4M$wvGA9cyJU1k0$NYQyy_itwJbb7;EUYH^>%L-GZpC2rrVw%{LissEV zIJWy?yn%SRUoGBHz5EuRTT-QZk`rpQrnscLY zjdZD@MRT*iZd^}$ZN0d@_8KR{B4zqj%+r(mCXt24swJ*HgkF*lAxTj4sl{I<4R2f6xpg?oAHcw=q%&AX7p=z>+tDw^xezWo^hLxi9L}Sfy+aNr})qS($p|&PU zCo{73e>?dd;-)$mbc~znm>8`25|YuNQNI)0I}+b1Zf-|}T~qHu*3O!xAwMEyRkT79 zjAVUFX=mN~j7o=$I~^y>$t(OWZ=+&^d0YZ8!;OQH}|0_zYlskICOH-Xz-w zwchwTj}r>o@V+GF+u#(e(GvO6Kb70wC2pm*?-6gRwogy0GoGp@_$>Vs+xLt&%i6w^ zNElzQmJkYTe@~MB$F}bkw^rNtjyG4^PfV;Zo~kDJ-Q_1)QTsjOEwZ-j9Oe4^`1@MX zjQ`6u4e#AFRe$|`k}Z=>Efr6Xf7#;zlcJ;3<9_j$E*kRv)4<=~8>@GR`~&<0{e%32 z{X_gi{lom8{^9-+-iv-O|49ERzqjAV@9X#T`}+g@f&L(WaMe9RN27++n`=tE@JOW| zJtS_UJv%gRt35lB64H|x9r(li;r;&!&5wZX>GfopuO z7)UHLMx`hfXsU$JpWsjQkM<||ll>{Vy;9{KkEN=lJ;{ng68x$0R@$Cv@z&a&i&dWl zlQ+OWMz<3$KQ`Vb+X6cQ9Y+yC-pi%p^fa2xwQcqB@wRI932}S1`jW%|lUM3bm$cOC z6XWf&R(I4aKb?#Ut+vNp5l|WL%e8Iy$?^7T_bKrXYB!g{Rgs@l>z}IINpH`HJ7n$F z6vjyZRuHYCvEAB z#5{wcu0O{=TT^^J3o`z>#LtU&w5_F`j;?21f3APNW@;#CFU4(o?ri4*S(VRC(pGzP zs7ehw>N6ugvnIbV-pR#WV~_MIo!bj*q$hK%%#6f~;+?g}E{=E69@Du)gR!c8eB8g3 zl*=^3zdY`2`%8PuI338Er&$^b#$q}^G@~Ia-z!#mt}{P5*SRt|*SSpAz6)~aI_aKR z?KY=#eeukrXOUOMyJ~x{j(5}crfzL)OVv{U8iDbzC4ODJd)7O)BWs~%X(;fGIg;>y zXJ0LfyQuBQV}sg?YX5rO_7|%e{td)$jQ6nCW4EJcD#pJ_vosV~Php$BihX6zQ*P$W zRQJ|W&P~((bwlo4CGDBDu&=}xe@Wa`_th=&p4#5|iFwAhRJZ(F1;*!|k$-#K&9>Ga z=XAyF`gizus-T8kdu2W053^~O{vF9ymF?E?TYPl8E8fd3(6Es=*1y|dDp&Ph^zZTS z_3!iV_aE>d^q2V$`49V#_{;rA{m1;r{U`h<{ipn=*Y>RVOuV=DWQeJKN$(Mw$PC|Dpep|FQpx|Ed3(|9NiDRJqrSN4DtjzlitIR(=`ptF1gE zQET!>_+Lp{dX)P*-Y?qwk<7%v!&-X8AuQg$k{ID^1nkwQcp!@j+_!FY&=@HS0~$V*H#^|5x2k zRu;d-hh(kRD;vh=yi{U^R==q!NzfHhI*Qklulyb#s&@YoAEtIsNEP`xwf>)ymfHPS z+%s!;JI(U{P6`#;{YIK9zt!d1-ar1offJa(4ZOe)f*=g41!ZfwHNiUZ;nJEQijUCN zj7v-~e$JRcM@-V1pnBXZ+nTnT73kuCkRQLZ7W%KJsqz~*3zBx!T-)~7ijP$LYsW{a z{pqQR$*T|Qhykhn>&Csa_P5cjV7=7R0{dS}Q|0%6HFAUX<34Kr2611teo~^+_&Mdl zhLVF|j-?iQ6_2T|&b^UmNT77h)%H)*>4J0kK zx?wyp+vi(oR-p4gp`g!SNmKQAZCl+q9;8-p91m8jCnu_mpHmt%k+jt6rty%h)q3sJ z1Y9rGf_bZJEc9R2lqATROwhctGnt@8xigtNlhSKvh6-B7L$#%w#KW|uv(w5k)D2n% zn`%m+msU;Cn)v4NaNAni$^WW#gDnE}Fhah)JvOz)lZ@oPP0+@#9q69bu-dIql^S#< zw8}G?plv+DMPFuhoZAa)q(>*KqE%PWE*_~pwpBbzdn`RwGgft=he#*bMqmP6vN%Ee zc(m;=?LOmdPS$psr6J#2vliOIHr;7d@tI7pz273(LD$AX2YW6PZ0j8sbWG1>a{FSn zTV3*8Cg>E8(H8F*kJT0rNDMT2bAz2E%>+AZPOwWnF6$raKqly{SsL=~74NVflsi-S zAMUMPDCA_$PUuobUWBxV1h2h_lPH0>#^Ihj<1(O2?f?uILRp9Tb#=Td+NDN zvcEW+$?dT&>Df%KZ`Q)z5^I8P@kHHQd&Ng1#d+jQF z6SDTvEDibg%G~vmO@k)bcWuwP`^A&h?)~E_YWKiInaQgS4v@5T&OI=mnzg&7W(5Z& zg$nI{F-_IqwQcpm@ievikoXw2dT64`_&KG)p^}zbeOP>K*6J3T74%FB6yPgJji9Hn+?DDaWzZ5s4-1`B!zeb%=1 zedFnBeZTlbwSGvV()c;$L4Qe0tsfAdl(oLGW(5P2LV4@;Z2h@3Resw9gMz`dU`Q}D z7#0iBP6|#A zP6?BLActYA)X_S)`|bK;Y=N6w8;(H`Lnnl_UL`N4U?+~EA+ z0&QGyp+K(M%Z|B-?Th16ZST-8PBTd~LGFrLZr|2;xwfr93rSe5XDM^Nyq0FROXC^Z z%FE)J+R8cB5;2#S=~i&Lz_xB4+gHS=Wn0%&5=}5)vosX6F1`Lo&f2#8%J_7(d_g=* zEyp&|V}hL0;40a+mS3$F1lPo8WG!zZX(r%ep=K9YK37wc5Cqo+3uWgnlJ&sAByBDA z{`K)}ZNuXDOl?DIxe0RW1HBq(+i;_*4sMFi%C=!+Ni)ICnx&zj4d>Z3SjMQ+7Ay&F z32qH;TiY$UJ)Wa2xg$PXTXIUG+5|Zxf;%P6w&X6&4epN5u`SUvD8pNVey}vSC%8BF zo?NCqhp*%XJuOKH?oA@OJ&}8Eq5MM>VnVF@O9SZQ}h z@QB0%`wnKXJa|+Eg2&5UWgpp5UX`!@z8INf&g{rhnVMsePvk%MLZnsrXJ*Ge~ zcs#zyjV}(Kh%Z*Vr)28(f+vHgtkU3VNtf%c!84j4JR4t1Gnpq$02kS7Jwv8gIWLBF5$*OAAh z@NbL^<$l@<`99T$&PUG2l39M+$@QsL9Ez+2v2~>WI{Mt1meR_#b@B*`{9~sNG$JVz z^w;qpUM96mC`kDzNy(Su{Hma4TPD}Cq(s5C7EfEL&a2(3ivH1G{cc?FdOT0}(;M*> zx}T0AUH6K1u@}4 z-$R3U<+{Q9$#%LklFf>LY&R5LH%J|`<3+&-@s%#RiuRD!n)9PI(x^R``bfU#K8zP= z&wUhMr9GD(bqq$B;A7N&A~eCL#6OF#w!NnPWt@%3`dqU#6!aN|ZMwa`7JO0uUTE+o z=cHfRyP?6?eyiY{!=LWV`Ie7j#>9clmLqos*xH|A?>GS?bStv5v9y ztR@*KWBTR_Jq4v57>6x%vyu|jJ_Lp(i6}n+r zxK2_qKc1x5Z1E(gj-C_xje-(Kt*|VSUF{xS#Zjx*C@PVM&cZ0Z#VxQwrpYzcpyzQ# z$Hg#?Z`Izb9^a*in2@qz?f7=vd)jZtS&uC3NkZ1+Y~dusc!%bC zcrEqKy73)q`Fio4YWZ=gqP*Hr4?Ki$gZM6MwKm9b^Tvd_k|E@+meVXdliQ3q+$gLY z)(h*04Z?=B$NI*fPFXnl4j_apL<(E`$j; zkpx$3i0_N7T>mSK?P!QNu2=oPfozN$!2|>(o%t zyQqWSCa|%kQC#M zjo*&nA+OMiu9BLT=PagN`8wgAVYhIvaPP2t*dyF0+&A1W+&?@ZJTN>cJUBcgJTyE^ z>o*6+@5S%OE8-90595#GkK<3`Pvg(x&*Lv7{mb~P`0Mza_+7E#&G_3mX|3t1S8C0H zc@LA9vRcavI}PR4ttRqPPkmX+H;@H>BYB0ZmA`|3bFgRFGuR>cS|`fj8+om(xqqcU zKjT_@@b(<T)%cqAH$_Iw7mCq0@lFtiWARi+V@8=^&FZfHH z?q;-nu;@7X+|kMMsiV`pxj~;`kzCM|%X#w3{i*Vz{j1(Ac|_$Od0fSl$5mW;=);kR zRswmDrKYz)9_PK6Pb|C`9v&VM_6m;-j|zK-eZs!-`1@gDzp#HeARHJD3I~Tn!lB`? zaCkT(92t%ZM~7p=vEjIId^jPT7#i`a~W`pTMJJAIigIpUZ<~@<5rqB>am!ob_w4P%gFJ5;l>KH0j5g z&Xi9tog*Jwx>`QabiRDr=_L8M(|q}~lYZ*y6#2;08GNQ`o_w6?a&LCfJ3J;lHaspo zK0G0u9-bJU6rLQO5}qobBX~_dNARY6ir{sBusrUskNyvkmjL?83jqD((f=dm0X}_r zPaooYN*?HYn#cU^mk0eG_Ls{oxd-Jzzh(Xda$918+@KgIHz+2_wAsi%KyFb?mYWaU z%8=I#4wcsodiwjzEsL3Y>q0(OHN!hE801|cw=nbu$B5uWc@^Ps|3GhMFjzijHA+5Y zHCnv5y8MNFvfP9-oci8F;Y{`Ia7H*YJdLlRYkC8Dxwer_cNzsPoQ6rfp+7r3J&`{> zoTagR8Bf<$CL^noUZ(ytGIci3)H7S;T&J^^7TulwTD(fC@!fsBiR;RzCT(7O{{kMo z*1R431(NEAXWG2*%EgEy z&riypA6^h%n8Ys(FA6VC;unXPgqJ4qOT)`D?LF6NYSW#j!PS|zUTz;l5M7%GJ7@ZM zo_)|-(mTkL$qkaS4ZKgCCP}?3(1fr`(@Jx7BQqNW4)fpcc6JC>~UlU#%UYEqL3l}<#lX@Bl7ln(G^hM$I_Tq@t zxl!;#xHw5)9Nu7Ws@V1QaZpeS= zRhc?r7~Y=9+#cQ$-kHSj4DSl>PU3fmOEbQGnS4~$*1xOY-qBH@^=vB7I5bP*&4PLM zb2pOSjc>&S8GpJb;}iF0{NS_9z8RZo+oM`*Ud}&)?fkgEJO0i{Qht4}-;W9Ji{;b6 zlA2prt4I<|cz+Ue?Hfk%_p7Mkf%tooiho!|)`Rg6T0#6{{L?COm&HGoQ2kJ<+J4ld zNVR-eBurH!DtB14u`)UIlNAT5;$yGbOk(pFffoEK%v751xM@Tf?iyj!+Ld2$-K zigNZ6xxD_oiafjUqc?MHPujN{eOB1M!g6vYGtn3SYJE$uA0($N`Mje2ARjZ#*jZR- zsr^^jXGytKpWINXXulV>p>QARO@s>fk$PaR&kD=Q8@m6|II`unI<+nM5W{aLEcBrpF-w!{|ovvPJ$>zT2$TwXyN3iDRo zXURAc^%d>+!f{ksCnvVK_7&!p@|QweO7+X?*C`(&thfy&d}-BoRzAP1+ILr@TnXRR z{|{8rekhy=lRoQLk4W{FeUox>$oZ|X&)9zt$G@py`8@fgmJ_CVE7NkB*KoR%U4PN8yv>!5K>+$%nv>!{^?_ZWJpV<$Y^0A&I zttv?S{d42L+&|J{y6^k|FHHY@Qqc~|1U|~ zM0igWTmiKp0)sF!U8kdhv`O13bR$V;I*7(JNjqWEq$Fvl0|Uq=f*>x4JMO#w6mj1{ z(Vw^>D(;F4Ah^TN6@~vf_rCM;UV6{HkKgZKK1|d1{hsBXd+ze?z3;^qhFa4+5x=k5 zI61@vHI^;hYZr#Uqp@4MK4eGiDEaT^5w_i1?WmCF^XThc-w--*`Ay_eyC0&T4(Uh7 z&%uwja)@>mQoieYkQZO<){27|lfP-lyg1;BsOkse&{4BHY$z-Iw5FBtdaAB(*`1!e zYRZffARoKi?y}>-IEs4swjC#Vq$+=6u=oQt0eAX|pav0v+w6qUAZtmf02b12vD(dx z;)gchQ3LaB1rQY&Uc=9Q8fa#YA@pgGUs|Flg9t(F?t_}`K8Oi~PlG~MUXnq)-sgkA ztM+Ly_;4fm@Tg!lh)(-E_M<@eLH5B4>~{NLfytKUtz-(h@7mB3LC#Ugeb2_bam(tq zAKixHkoA50(I9z<{g^fkhmbq$$B3kmZ!ojOT_I}1J74;N)m8ZTB>S;#@^}~c1N*Tu zsl>k|5&RwL$VTi#6~aHXaWBL^OacAKKFrk{)aCyR^jh}g+Jv#dKepkf-+sLP1O@gJ z8+uB>o~XcnYCln6Pf}n%vmqoP_hbe3a~lS8zz%Q2Fu=dC563bd(FUQLciONDP_7;09{M%#qg1){seVEXHxBG-X)tDOT`iH9)v(mEr?E!^`f7$~= zLyTNd{Fd^A3h95@gP{2!dz%7#(1wM`h&`l${%sF|8GCyW5?fyXv9}9#*nYNIxD%S_b2bXc;VPEsWCawlPe$kz1r)VU z!4N%H0mba+B6MmS1T8P#VV^1-RaSZ&(o_6II&KB4!wUH>dl--rNQk5YjoV3~U7HX> zcS<3huu~zWM-|eKvPXq9HBs^**hHaRR?Hp?%Hxt@{2+S_%WjVcFN0-?L<4Rz@BWU1(s1@huaxxAMW+GZm0yX8b2a_WE>|ZG5Hn}=$p4d@4VIRpR)>` zPqnkC$(~bSPqXI`+NprL?VZ9EnwL`k({I!%hpM8zOCf)hy$e;(E1;w8c|dmCXDYC# z+pzf&v7e`aj~u2<6)#m>I@5 z*?CmBpny)W7XY&Cf&zP{T|lU)fKIeAs&+{Mon*soz+SYM6xe1P#?*+tCkWwvR(y-S z2Q`)z&{n&QQfDim9{X$%+G|%7Sg&0HY}u|Vus*vgu$ltvx8Z&ie!A@y1v+4_h%D0% zwO!{$>~q?LKlwu|K4_lhW%13#8vjyKzNygkhWiDFp`O9E#&b~$gJ>Px} zO1)MAy}*7gYP5>>>lA3tejN(FUID$(emx*>u-_QO@XjHgx8I1ayeSCb)IPpoze!Y! zYQ~(17vjZuDZUtAitmY+pD3L9`Un`iKB!Oh@O$m+y=qq73U{z(l_D=*JrM2u2D5M+q2ZVIAO~U^tcx>4p3<~3ZM7(LkP6a6bF9o)0{})0ZQb23= zhYCev4(Pm5ft_pLh|otB(0TSph1kaw*a7=v zRI3O72w81E9r5$y7sM}&zX+~JV)cW6WPeX2!pZT{fS>{e+E9@O>@m)l=Pv0D_-E9_eU`HKBj1@=n&tAPEt{WS&lDjQBl*tgnWS76uLUkB_P_BR#S ztL<;1E8kK;*V*3!eUwC_admkQ`z_AlKoQ-G*_ z!%w8^i4pr(3gLI#zmmNQY*C69+9n!{zbF3Q`1{~0tV|vJS^L+xnQZ^2O%u*>-f#Z~ zJ-kZ+eZam8;&G{cw*vd1eK(5Tqk#U)z6YV-wm~?D|B(G#bkx3AfqmG%7m)kx-zl&g z?B5Bw-z%_>*uNLp9~9V)_8-vP9~IC??LVTIe^Njnv;Tz9pB2!@?LQ;*7X|bQ8_uHH z_uCIBuus|#0QNujUlrJ=?7yOqe^Wr8w*MxI_ICyL8T;?($v+g(XYGHW#(%a!Slgeo z|B2AQ+90f(&)fe(g%2vAFW3))(7)~fD6lWu{{ieF`{6bWt=(il4A_Z|NY&QnuUI*| z*#T?di+08U3+GOR6w47SeoVI&|B{0jou~r(vV$6(m;$=Rfyqt8=>Xh!^0MpRmss(y z;8my7=^`;XhzRVfjyuD1;tI+C#;Z=kd6Yu(Yw!(Y@Z%h$z;1O80_0%F4r1c2;_HqL znBzP;h>3fWZ#a)Ob{kQAJ|W^9q7eV4bBGidm?+PNf1>b!!>Z*xMj`$!=P?+<$GVVj z8#n%KM{Zj}^5EIyNL<#Eh|71J#~Jg< z6@R=!{C4N@LL6@wFI0FRjej=|BO`RD=i3)LPf%$1zVie~_Jg3mywG`K5XTdb@jIL+ zqF(1o3hW2YlcaUPpRBOn5&vQQNAVxWVO)cWf82SpbGSmwPo2Y!bqjAqg*PWCgn#B7 z0mhGXp5i>!c^Vk#R&ajqbPEHr1%WH*j&;b$bA2v@dwA73N+JIX=O|=4M+Y%+6L6<< zw6Op5ASOchOXukVJ4S*1$~i`0&ro2$cH~y1>u(GPAD|s~2zufEL^=~Nv;3`dtU~@b z&auF9jtfF!W_gzrVlxs{JI4owMXuiM91p2-p|eSW-Q#RR&zut!*l(Q^5PD`15?#i< z&NDIUCk7#5?LOy3q4A_P3_JbbIqudWq`hDv)Aw^o{P*!c#QzxoQ~b~Izr^p4KM?<) z_+R6Hi~l|TkN7|1Fks00P-nBV#o6lgIK57v)9(y8gU&W*$l2~Z3mU|U&a)MkA9Uo# z7&bVS<*xX@f(MPIgXlo-4GT8q|uJl88E|0@oQ1LKucb%o)ZA zjVPcFX9S_70_t><2&EKImy;5s+o%GIJEP#nm@^LEh_U8u@c}bEkq}oqoE+x5cd&Dsz)n|SwsX3`CKZ_DOoFv3XIgtM&J;s?8*cl4!u?}pbfW@|L6j6plowUF*3c16a3|2!{0X@#i3b8o__IL+Y z#hjhaE(P`kXBS}e&Ta+vL}$0qd8Pt;l5-}y@;n9fWaoLJPn5F=)X@5gCJs+P4=a8m zv3G*$vz+HUFHmSX(t+&_yVuDnu%|dV!1g&WY{Q@}C!XrOP*~T_sNgV~lUE2o&B;sG z!LcJ-UI#u!Ip16ZsW@UC)L<3ga!|wBtB^k4*(;zVVJ0UKT-I$REU>V zbSiBc(6voYB}7y{X*tUZ;S-!?FDg~fVDLjE_K;I`YC&l{@0fU|QwumRvdeBCeM`y7cq?9`n`n=~9FNNjfG{uK;(>V?3> zmc-UXPofvJ1(wU4W>6chIVAd=CiX(B3aHZ|RW8QjDt;mz$2b=|m$XTvTPHi0VCXLmLZURM zIF|~=sx5&?f~Lul&h6mXWeWLIoy))#=f%$DK@iUiCx)HNHOgTIBYq+sZv_o6QOGBq zmq_JT5Ll5Sa3(&Ha<0%QAC*Kn9smCV-FLttMP1Vyb)I&yzaE+@Etwf#cp zoNE-qQ_eNQvl!$O+s{KT?QvcnlombOwDa`8$q@IM*tK)6TU*82Um-Yy-AMJDSKOa8`$n@YT+B@c(NRTIQVB zcv|GvUr^0qiJggEiTT9t#F>fbCC*AbKk8N@-Fb)ePUl_DyPfwq?{(e>toJKCDLZoW%$PwRPzayx zxO-;;3l@R?66yCrh45bIgKjktb>nX#{9g*;it}ILgg>MZUUohdPWZzL;i~gtS6F}> zeTFOGcEq_sAzX8A2q)aO#V7K1#ra4$;Tsi}&v9-P!qC{+AB?u;d{iM_cRm_Y`eO>| zh9fr;jkae`kBRRUmmYqg^Wf$8zcymw|J&eFE;loBS|&S_9?j*p%+_mXmkQ14{91V_ z->lWQ1M&n~zlg_UqVZtbhp_gZVEdbv_tvdX1WDYsIut<)N& zqE%YUS8|Kxb@l^WPY_5ihcMUs zSY3T1oUXo+K295Ry`Qzx&synct@Mxdb9R{P1FZc4*8Tu%e}J_=Ffzb-z+4|>u5V+m z52>z?WRk`Nz>Fnsd#)>2;E77k( z8B0Gw>Ezs4a*P4gp_v;So8gf0vVEnKedSVN&Gaa{>oG)za(x<*Q`k3{+t!;KombZ+ z=oJKwv{qCpH#Mv_mL8rO&5c68t(mQkwULw)%dsred1Te?H>>n#d|KJw#b_ryoyy_re&Z12^COyYdNW|I9w8b<}pyC`7Zx!L3dwn3PYFdc}9 zn4iU)^0Ro0^TTr!n&JqUw;^CwxvJGe0eW!WJ~f`zz#Np*=2A~CH8-qW^FXU=owFL5 zoSXZMD8Wp42xh{gElO@QyJIvxJ(}gJrbXbadm1?VV-q7VJ|}m;f*w~uAB8jHqi}|N z&5|?Zqi}|N6wZ(?mvg#ImLQ{6l{XWxDwoRSMkaT{zrD)A$EBnu#>R3pb6Jg+)Z}is z%{WcNm`r8$R?v^pc_iiFhDN8!BZeUL^@Y^dr(C0TBjCm;ger3xbD>-UmbP@Wqsd8= zEy2<1nKM>C=frr3)Ip9ZcaWn`4Z-lLTvr7_rp|N9HGNh1_3>dOmLYL{G?QnB4DmFX zd@|&S)MH2zB$=`VIBbz}!{f>sDK@NeSfXb;mGRtob`nN5zAKOn-ZID=#d+x+84#bC zfQf~29wq(vNZ@8@qS>aA5ylplJuJ^?&_vi7!qU!=9tob&potK|p^*OQlSrlj@6F`S z2M>!>sN#ruv5qLc3GBk-O8T=?tI*e{;`V??Oq?FcCQ_@KtdPh-**^kuD-dvB- z7s1j74y_@}>=UvKerYJlZJ)xdBo1fvx@DHzX5f+iq97#uWcm^U-{5@evu zgrytkGa;rSXl6<{MS4BGp&UY%QIFXjP@~t<7s?xC8TFXG0X3`^4$uwQy74+^xCJl{ z=Yqg`Wf;s+n3eTLX?`frc^rKQ7T_5Tnh2UPiVR^ThoqUT8F1YY?s{Vy!TmIoH3M!g zbGXRp8j0&J>xpUTrg53=bBVx?KQ4hEdWc}~ksp;nfyf}8kA@U84cV>_}}Is1etV!iZ~!X+dBUCe$FE^H@eb+6G2y zv|3C9v~Wf@J`=&{ie_{cI!uGJN79xDv=}|njLb^iaBK;7-Nk`K^&zVXWN1!L`EcbL zp$}Jg6{%EOee(c7t{0ZWm3{-LzCJoRyqi0qH<3bADF++J+;;N>V$6Q?#H4cnYhqe? zFk)gR#L}qbD4j$I&emx#bD!OkQs&uGv@U}u3okF?Xk zcAn9oi4dabyb7AaVH$^GX)@NQOOv`jmL`Wi7HqwQ@GGO_P?yoC z0f?xsQ*oUVG_zMoGsgj0=K4WaIE&``8OXsNb{NNi7RF|n+D4mUN|^~&$}qL99`Hp& zcB^qHTx|=QISxoO2NhZ7I3O#WMRRQrg{y5r3u7}(ZKJXG-CV8gU+ zNi)Vl&~#G>nPQR_$~9xSgsyOo8N&s-!gK+W7RDwdMVJDF$Q@xboUU+=g$RbRf=mQh z!w!>Nl4f*U(9H3av{0@Y<0*87bIce|&=n@RBrS~1Fv%sf8M|M>3KNVF9h1-%A{e>~ z(kx=R1C?o(tX;

0s8ed<@M(Ry#{uYFedYma^J(8T{gJDRrw^t_@huGB!(>qfJA} z(Kkq!qpNI5(Pp2dgm6Y%1E|H+0$q;Ll&S4WJ=%sRDaLXenw->PDmNd0xsj+|zZCf* z37T1>ZUvJx@JpB;gLjeE75RlWp~Rz^HR&1JB}&f}yGH3}=nZLCAU!q6GV0L~wD&an zTN!~B>OlMA}V!ooqHNaK%9*FnPN(zd}wYG9!uivs-N@$ z306SuC`VVa=dy58n?;m+(eUiB^6W5N?`3uM<~Uu-kpy(Xfmg<_K312qvj<)Mtge1m zmvZ<5U2v?I@oRw9r5s~G*Pwd+Kp>ozLDq_LXrCHQk1I2DYGOJ!Gp1bKpPHM@_6*JU z3}w_$@3(MOBs`P@bMSnL8kRA0Akgt z>jl(pV|lA$_dsq|Hc^!DO;_8R8@fh^U@g!vFe!D&Il>a67%92 zlwsaHBOzt)At7aFARx{O=It{m!@Pb*LaYG*_vJ@Y>W>3Nnm+u0m(hTzw+K+2?8#Wz>}kh{`jZOdFnI za4G!b2}JOoPS6;_^CtLsi~2U+r-?a;>Sq{qXwLn6S~SQ0U5@V5zoc-bRSugdk_{1X zRr3t!6F=;V`UFtE!9Z9CZ1BZ)zmOCUMqR$-?kRZ1#>!Hfwm{9ea zkB9OOGn+glsWqw`f~BPHkU)#UyQMiK;ED6nwExfST}urfiC?+gNHp6tGQv2eIdc&3 zi96^NAelVk&K&ra=*}E$;28~?2q8igGD2Yj#Czjy?K2yuvgAINauD9Y(ljccE=}w5 zSj>V?n?+{jX9FvYU(8xiP?s^H{1#_Gk)WBqLYi`tw?Ub?eo$99i{|>__b%HU^h@+UAchv?&W! z+o&x}DZ|t@>IxIrFtu%rgV_C7AKLN9LDGy~37T$lBU4P$Ox=!P8IwY=!Z{Wu7~K9= zTQI^T1$f4-|8LM{%pIXDOfW*^j?fh%7{&@R5nwA@KTnqFAZf-r6f|>kNm?k^jPVq@ z!Z~J)C+G^3T#^>XW|-s>+KkC1SYd(@BDsXF5W&z@5Py7u8jk5EKzDq>uS0W}3d12C zIZ!`1>(|3Sh||teA75x^8T``R(((`EkPY1NHZ@C^qfJA}(Kkq!qpNI5(Pp2dgm6Zi zcc{hG0$q;Ll&S4WJ=%sRDaLXenw->PDmNd0&G7}9FPh^E9)WuR%OkMI7g`M7MekgK z{_fDDnKgw|q}QW6qa zP?u!f)9FIiTLx4=P!#0oX9@JsID0HApp1>L>yc&=j0|C+L()vv47hHM(Er%E*&DHv zXtHL&%~rxiMw>LU8dy)fH8@>U@sZeZnN~@9wT;K8iEl+7Nz=2n%xQW!KZ$S9K67TD zOo7xd36ewl6+u6X@4sBPQI)Y$w9A2hbH)JZ7Xw?WbPEA~R*3S2s9^0vpx>Oie5MK( z%X>zz1NoWe?lqpQ0Nq0-wib9BXE_8*7f;m})st{2yCyUTzj)JLH z3^*+M=vEZmFiMuG-UQ1SM#&1}mMM%vQz)lQVFXPfl1Z{c7=$zl;k!ARguzgnLOErQ zf~Ho)44B=5f;=%ykxlD*t_FVj%q8#-C5cJDZ|P50Tyz#S@oRcMb9$fH6+O^^r(iTO z#U&s^>vJi(`jr%I#<>)uE4o~hI?Rsf!j3u&4b7#P>=>Gu)S{cYNQSAv`fgh4Fcg># zx?urN_x>c2>YAsI2-mLOvF}e3(%zz+_TJ57v85zNC^cFwrgb}dJrcXbMFgWOnngSB z)ksDqx+Oc(5=IFh6U}-Zwlcm6X&aAjSklddbxlRHQl~5)yx~aQcA57q&1l}2BrxWE zNdkj!9#Nm-az(7Kq*C?^{- zNWy@@zg$K+#`qLyA`Av}-u0S_2L!GAfa~1{g4TV&weD-Jn{v?PT)(OKK+qQt2-@NS zt}UKcc)Q6xAn4r#g4VnSWYY$|$CVp&NBI7!4=Q@FAHU6yQ``q%OFPSb@gQcqAn?+9 zQBDq10J}To1PrYTf==2b47gsLO>s1>$u9}BBLc!2!%!dELIbXI3}7~Q!7{))$8?&} zZ(VHwuColV&azGv2UwkDz;&wC*h~@*J}B#9M%@%<S|ttEvk+ork~&ie@^Y*(5aXo!desWE@akwh z#WFTKKAfCUe{*eyNbZZKm6_g7>Qj0`nlvw@_7rKpA+?Renwpz67YsPYamuw4v zd?Y^BK9bIBQ+z;;DLfuUdDl)JOD#%Qc4ww$lsBo_k;$2)^0nSs?n}6{6H}w(Y2_G; zPzKihRX$|do(2$=z+5KnHgH{hHn5Z-+NmDbcfoh6!#f95*5~nQe-2PK2$WEE-v}tZ zn&(U~%TmBs8{qYG?+gJ|+&e=Aq%1kUn*_S0MtOOqUS2-1R;Vqn)T*Uwvti96*2_bE zI*b?V=b-@}(zv*dmm1=s?F=+BJDlR6OcK7Z)a#1XF&hyiugeNSf<7w@OG}~-NvDW< zBr}Jr2U#|^Ph!--*8__02jF3NbqfrUTAWAIJj5W$;dFX8mvqU~ajK;D1-=_0H90w| zMR^duL31aErju;jNv4y7oU^IqlvvJGyNhUMmN5w+hfELWW@pk_4$jQ>4{(G>6`1tZ6dD#mK5*{ z?9~MP(rq5Xud~*mEaZOkG-r~LbH7xVzA#KJElC;;-WQHB@?x)y$K-dG@Hl5#yf#qN zGr3=0!YGC>9AOameS{3k4<-|BFEnHnxH~Co)O~lM8k`)?CUG;dO1? z&<{`_FU56iAjJ(i;?-~(Yh23(Ic{D65Z7sWuX4i|!KuUAqL>IQKF^g0Mn>EaRvX4s z4DbdS9>n*{XiyEtL7JvGqj7Ya%eoo9In1QlSt!n^nR2DsaTKT9oDi3WIOXPKxICMI z4O32r%d(j?H~FNEQ?*91cRDeh9ZgRUPv&~qNz^Pi2+|HKqaHU>8K||Fsv~gHa|{5B zow)6%RtX^Pn6aST@X_M1xF&b7bV?)%7PU+oFYysmMJwR+~AjUWX5SJ1Fakm8kaXAVQcVhq$*Hq6OO{?!a^VMSSf^yGPAj(}0 zL{w}3aJ`S!)wjUQD7Q#Z8)K!PwbIX8>0jWrDK|>MK6ib9wLiexA7JedEbw-eTS4F% zcU`#;41DF`Tez;==U-?P^3~kp%2K{itCv)DAQ_F7e7%{kD(f}C=*t_GC@V)QSu59@ zrFD%JNl*sSuR$3zKSAl_>SAG$0o0*cU0kej$Wo!C-o#&6T?CA=vs7r-D;!p=u+Z}A zI&Td@onFLsfdz+w!g;mA0gXC`G#ebkTrbxcfHTo#_^Qi={7Q4RUedM#;^^8z8%Ny| z+DSTxG_8TuXsRtpQMQO6MeRzxzF*ng3X4mX)uvi)WpA!nUhCOfZxoeEJzR?#gmtpL z2Ftz5yeYVT_3AAvyC;(EH(2i1TJG0dR#$}U^`OD>pw{xB-m-GAam#E7wl>!KQ0pRX z2(&iN`Y`LFYzVS8#`+NJB0Qw8+96%d4rwb^IVpg8g`q|{L`i6ma+s8uvRT%ui{&LH zQZK+%d$n4IS%2W*NTFVU8!QD-EEKdob+J&cml~y}T6Q^?FRpRWLcXCabg{6UTTu>K zh%}S~ARtOJ)qHNHR#$u1Sm_^9JAjBvU1>RAP+eavs%Ha>#R3a3(-ja=`UKZkSY0c; zvK3a_y7Jxx?Wl{$l$`Y!6fw406GhGjtBLWoSm%w`>*};yEGkFO#UdMArg&^U@zunY zk11ZA%LJHKF}13`+gL2t8>~cwSH?xKu57koMV(TtZQe9znK7)iTVAZeI)$RMTSR0i z2aEhH$RV&8y{$J_T36Q?=oJKwv{qCpx13iStLK+Xxf1l-n%U}N8%a5_Tx>FZK~vpM zn@WF{s>*h?)a==s>)Er$l z1B-UbadoMg^HDf6J_={Z*Yr3;J_={ZN8t?V@-?T+RtYj{S2Q`N%9}E*%H{G)%JD*A zg=UkLD^~WyZN=FvzSOMb;I>4EgTDrXPMXE`G{7`;2g=@0l*?s+^>8eMsSsMqSX8qy zK{HtkqbIDra0X2t8Spi8!PmmYN6<{x3^)r{)(XqDhWdSqB5hoPa+c;N@QEii^qMp% zdlsJs^?S%%f=D!-1w$rQ){vm}5eY^gifg?&^|vng92F#8ywDVqjQ$`=@00T8#PwyR zR8S7qF5GPLD9ljc^?ZG7T1lL*5Wu;Y?+fdIuNw)h^#*i?a5JTE=R^w0G8)qodP6t^ z9J4P-GFj5%eIYynj@c6=nJjU5v5{MVCfCqpIDp0S;$p70$_~d!(GSSLs1%!eE3O~9 zVHwpJy%h{-6wr7z#dcW+Mrj?L4xvgCLud=-7;59Y6A=aMGfeRm9Ic*JV>r1YE$QZN zOR)LLX3J8}Fgp_j?et7Cc-O!H4;p7^OSw=}G(XK`O*d;IJ))&+CMyA+(O@Wxp-pOg zAx09D{j zho3Kb46UQ6L+>au%zo(SZsd!8^5$omebP_ggf4dehNx}=hqz`2x0EwX;fSEgBEuw3 zXwc5$B!kZ&nxg3j!lfLs44s8XGuzWM40Ac@kZCg4Vi}F;35NNcv}2mkwOB@DECHqm zra9dba7>drz!?7jUbr%N`)rYLg$k3dg^5M$$Lm#g0=!(U9Traa` zT?SBDo?@wz-_IS;D+^R92OGrPwsILUW?#8nQSN`0tIC5B<(h73RDj&{T7Zkp8=0kE zK$Ux&g!ZcI$JMN^0~gdvYK^Mr6+*4Nw*wq8&C(Q> zbOF!g6RZp{i_CtDW;G@|?3CPRMmr^M=NS!}2s}w;vC`&gQc^|3Um>tkuE z)nmaR7{dF8dT+JO`-b|9j5e@B_+|8I03yn)O^fPv3n*yjXd%rU2V|M+2U+1Pn&U8# zgDvAQjsY!<%`ml%Hp7%MOl_mC5T!KM_E5Om7Bq7lkY)}lvdnQnRyd31I1GiWZ9xlT zGfZuxvM{9#Q`@L3L@7)gSo->F*M7O?JRAn z(PPwQ_DQoGNfy=j^)AXTN4hvHM;e=@%h9HxkouHGD{OF6WGE;x9@_|?bi>SHAOSzZ0C zF6DTN&rP$s23TFnK@W5dsuwf_!j*oIwW1uomP_>|WhO3{tGU{uvKw1otu%Xv)_aB; z>ZkWxxGLTr%7Hm}zC?|!7xt^83okJMNSQ(cV$>}%l?5^Yaq1S8)rB&Htakvh>eTfD z>bCLfw(;teZwW!~hIn;DygKEKuL@Pfym3ZC%2q2NRaGFsymUrFthzq+3t5B|XNh_7 z49YNXo{^BU_mGgXGY}Bx1oQS8lwn>!BO%ra<^?oTN|~_&QuTE1vckA!3Zu{z$|+MAK~soilB^I0LnM>XWlAPN3K0c!G6_xQC}?Vh-yU|Gh+*2U z+Z^_3Q11=<2>jM?J4shu{l;*cCcRG$P0+YqVb=ieBN|$tOVK5rq-finOVM~L8M<7P z46`G;u%iw`Lvtx6JBB7EwdmTHWS9!9Z&^}@p}=g=HM_tfKQx=bgmaIH6V7e{dj!@y zZ8d4fRBhD&s4>Y`hpr-Yb1K@>{hi-#8Kr&h4aKr90+Q8?F*eBVEz(1qzXYgHl;2|cBv-tEj|GbfBOY^u|YyUqDc6l!hqhBrcDbr2)0< zvyz<{Dbw8N6GanWSgJLw#7c*7mDTLFZY|c+qxZ(J8Y{J!mSbBiqcN5cVnw!TT#^+G z{hF*t(e(SFR%J<%epyzs4C}H!lHM!R$}A{i1Iz)+>+psnb&txtXQ`%nUy{I>_azAo zzIjBwaEwZuoa9QAdpe>9&?A<+ zYQq=oDA(IpDi!W4&k*9i@@!?fpnSRpp7-nDI>2fasM5pLN~KuaSLLu(rStHeK=9?? z>peF*}m)FQ_$_p_Mlp0D?h*a#;1u=Nbn8at&o~>Qk^?>wpgIH5CsCTK56hyAK4d`+#fR z*II`!T{D>1JJ)Y2J`ju=w8aAj+Tv-2x0~Dpg5EtKXw7TDg?;eQys3eCB(owu4TTb{ zN?lX-NV)=hB$GP^CA_aJ0$&Wv4Y~__x%wde2mA5c{5ZuB7v`%2u>NiV0P7snX-2Bb(R6wsa9jP0vr)i)EH>9?4SW~Mj=7IsoSgsaF{gQ3rkB`L1+DFoPZHf=5 zF@?vYDDT?IW2r^y%KpZ3O?i{rT&UCv%CDkqa$myTEH9Uq>dG+|p$06tseEX%Jq;i# zfz?LcZQ#22Y+xxvw5A@{_rZ6n!#f95*4Obx9MIju7r3v~+rGqIV7)v9U;WOC_3=H*C)DRDCXP||Ze36411^DL9#g(Oep$1=otuFk6AbIUG1PK~w7?zeqtxuGgx!$Gq4epFq@eS{sN&1?0al^zbaBsQP z1pJ0+M!)<0%Nmr0;P^LwsWWGi0mQdB(zo-eWsw4VTVY6?5wS7EXa`JwK?jesYQ3-N z;AD}&NyE2mFk|HyJnd z1H=ve0C61~K-`c65WXReDI$P8#LWvpCD&U~mTAiJR;{GU8t~xu8;+7{T#HAtZB(gGGp4DJ? zkh8;OS*^}ZK5N?ME;b6w)h2vReZG?GVJA^5+#pEXiE4+%t|0@pHV$5*XS!Qj+(*(oG^M!Wd=2-GMiM$Z5@4) z<<5?gV{%20!*+=_-*lkZ@6h-})VW2z04r1{0+gn z=8ga`uF(U;rUqh+BLHzJ0T6dv01%g>0C6`40C7$A+)|yn?}Yc|DmSs#@kP4Im3;t| z+pH*|+&uul)FwC!oB>`x_ik@6&Ar=OK&k?s06(+onb};bv^JJsE?4%?PEF^RODE?G z^o>Ya*x&GbkEOD4)=8@XD3q)Yd*PsVC&ZToxwjR1An@Iv^4a(S9~rA zEt9VGQTO+N`@46RKDfWFjQhR7qu!@s?-PCK^}t^1jM;jvTNZ7!d#YS1!*1<<|J7dQ z)$SeTlhUP1keJRFyR)@Qsh+Pk{YW6uvB* zK9856Zm!o7u?EDs3W8B`eWes}e&HE~g2V66*)dM{}LtEiz2xdpt*u>;$ZfYhq zI+>Z6%1zFUTL%QKTsUxmM(?V6@sS zH}@Yn5CE(LljVgvw7vsKnS=eC0~4d8qX#nC6sFTeGS|}sv#vaBin%Z(+H87a>cGzA z%+&16^yqXpql9ONlcx`lk4nsQ%L-bTfy9F3hSSL%6IlrSTzb^_2tG=V@q|ZxUdReXTDkdNh#XaJ8j!ez0>?u zW<2BbJ}7Rr{V9EPWgdxd)g`VU+P1wPa@Xq?bHKF3KaZp{Mu9C*yOnaIxw+D48jC%d z@mHBo68jL+;^w*FK7zsq5@7QJY@Vuzh*l*`kEcfFCMHFj_Qhg@qG0}@YS+b}g8#Lz zP}}4yXl!+9kSsKqj;G|P2Do)#s#aXZ0W;ue%O$ISt+C!Wu(&ulICN6a)<@J-m4nP8 zJDP3l31kr`tsc8T?IZFnP~6ScrFtu9X)kC){-C8PXlXAx>Hm|-Ld#^*Gr1i`bg!P0 zWHRZQOj_#&StU>#Cy8qLKRD57u9FiRdKa2n%xAK>Om?2lY0%M@(|E=0Wk^=0bMjeR zU|PBa%OA_7E%Pubt*&pE)3iptu%%oom2xm&TYKocoo&T!muNyEiPP^l8Ze%94+d`F_+f|B@6cMW(!3&$E1wn#8 zE%~R^P`6DcTx!Ji68T z^hm4*dxXNWsAINu&`cI4$ZaK~w^^v_3=6-b$Sf zVnOdv(f>Yvn;ZMR!A0B2>Sv*-rp+z9(&}eP{C^#;N<%Tfb5p9Xk&%&>6-`8Egf zigZxO{jWV!CcB$_-Xu6M8w}Pc=KsbkUg$#BEsjwEEjd_-;>M zU|l0P+w$%Uu}AktK;Kv<29TDt=!-qxW^W7;{c*T156iM)f~77F+${}k>)E!kI16rZ z4s1|__tjAPWNmq+RxMSV6ID2(4)?}+7!9ij)O=6d>T0tsJgpmRl_mG4xozlOtv1R_ z)sj1SlXB(U(E^L@!yAdW4RLf?tYgW>+$EU@>dr`J%hiUJ9hsO; z<)CL&KTz-RuPy_etWME)A+4M*N!VM2BaEd6K6=3aQf&6C4 zMabpc*zEYQG=l+RSi$(@^h{spRU`hv=2 zVt@&37oPPXNA^ePM>`4HzUP-{Bk-s6V9EuAi=JM=Ieq~hE!8*42DL%2N~JbJL2ngR z93;r%{QoJ7uTSs_$@)J%o@5$Fb*Zos5d~2qvII$y0@*Tr@9H?uJga{bEo>fG(6wqLv|>jOV^bE z%r-*N?oB=uN#(E)dxYNlItz`5nAreB-RJA{WNKflSrD|bIlyjji!ZY)56LTP9P^~T zK?E+fvJuQGS_CQpWELK4EH&Z(4dbl}lu9>hkb+sRql(T9uBv)K8CA&4lY9hoXNCo1=1T!R!PYOT zfO;$71<_z0)TnGR zT7guajgMYM4bJMR@<3`oGumN9(lur1lp|<6v~u{ug#3WZoqK0S_8#E6}N$K z6ON88s1Tu3ErYIN|1D=<6C)EDQKNyoSsgA^dt$O3A|GlkTf<%j3cgrgTCEEwH>h1G zH*vkpyDrpi5ObS%UUpC^xQAb=&NXlnxu?9+fVyyJOge(l>~?WQslrt|w^D=~6S%jB zJL^(@d44t{L%F`v0LZ&8t67qLS7ohia9I}K>xR=aQ&K5Z`^54J+`wb8rAm|y5=H(n zDk+{NIPz7dsUkeR4=QQb2?CRaqhBrU8)Sq5T&{8ZHR$96>oAn!YCJfQi?+ZLX-@3c zP@z^`E7hCX8lGhGS`sVmt!T)y_&jbQvH~WmWmtKuWNT^;6-ZB$$t*Rw$>9l*kF9>9 z<-d+3^G-2-h&mvxa+IaNR5l1>nZgkEip2D55yt!=H|DItDqm|276%=1@7pSCP)Tq| z5ia0>6TJHu#^vQ~t);x>pXhSnPie)w5pPkMQKm&u=~9$A=$MR{!dIaEUmTUm`iPyw z4jpdnV7Lgngt^O93$#R(;%bM{C{vQLCZmP{@TBFy*VtG~)N8dfef}sFL2ZHOkP$Lc z?cyy%!Wj?F*2v)KI=p@bBGsyPqmQhJ^nrzg&fw7IwRTwfhxg5RV;6R3VyJ`-0eKj% zTxxiz2)dNO-J;pC9Pm>U*@>Cy;Ys)SZ@siws@F@!$$WKb6?XeAaWYRF4R%Wk_x8e} zMtS+9`O$8H&%k-+I-GNbL!XxXOs7ZPzwmh9&Sd7Ksrj-?qrZsg{oSGlnB765v^$+V z3A}Q7?jOXXKT%)6VfS3CcWoBW?V{)YE2JfGEubp1K@6^J5W{OIHUS^J0Cpdb*S5Ii zO)~V}aFP=vCk!G=TDG>5n=GxBDmics4ix3G`(f^ZCPXE{kepd5L19kn>4pEddRN`O z5=)+BA+9@u<58Ezb&#MlFXBUGy?5(Y_fyZH`~<9i@0yFkHIFw$pvQMVG}Z?OTwSh$ z#dY^XW4)Ik_roGsCc^_zj2<^TVK%=E@7@|;Ef-5Td%?r@ZuGqC@^1)}J4u7F)S6DF zx)*`p=sy00&DBD2(*f~IQgKzCBYXMhB%odh$ z;n1fYee;&l#R#qOjy9WG8r-5mn-EP*$mZNq;9jpR1;Mfe@)}BFodqPpyOxyaT7VO% z1mAhm4aU+X*fLpxMh3@>v$dcj(EVc)%v3A;1%SOR)E}I5g7#a0A)wUs`dd7guOMZ7 z6s(4p3bCj#TFo!`Zbv*uxw0<0h~Z*!1m1AuS@9EacQ6T98pd#s;68D&9#l}5<$^$t zp0iqpGyAZ8j7uL4c(y-XTCTwrk0BrPm|219DW5BM{6zkMa2gl3V74#0Xv6cNxDRZ= zYrDJWRyLv|s|^{zoL?qYu5P3z8ym0T0O($Y7J|z~8@v-?_4$)ZPRKha%(vE>-*BTl zU4jU}nCB@>WoGA^{kCOoRq^i4G9Wq7S%D8Umwd?VcFb`ckf1LA!oolSf6a{ z#qPyOOqcRSyj2bo7sSqQZnRpc?+0z}Z`K-~38=$68(G369;_R#RB8p@DdEZ9925X* z6*gT19#I$|3xF_DU0H3O9w6X~ETmLwb){04D+DcP0LqHQN!8&wA+eM1Wf5S)xeZl{ z3dO=tJqdk47Tbx`2-io~oAvzY;vz1^O~YY`79g&PA=8?I&HL45Ye#u$j|J^vLsg^@azBVg#F2m%5jU{>mJwOI}nUd%@CaQB) z?6F7E!&AP}00(Emi?B`wH!+^Ca5+_OU}plcoT(RKD&`;0Tq(dNsxY2Ilj#e1r2eJn&M%yZgqDGGs8!WPGEr1n1H%Meda1-))(9w19{we8iyH< z>nFZ)Z>-#e>Hf|dEQL?*Ois;YdgM@@TW_Hd5)t6jOQjXqfRgp!f@R8VxGd^=a=F>^ zz^8Je3Td$s$(EKOzhMft4!`;=cN{Bqr%G^Gu1OJZnVyA)vK+86wptav!Uzn{d!-97 zTDol?3JU`M(a|+T`sE#*JnVTm{Yoeg{eDa`eYuu?L`;}VS&MGhh%*u z567wssA<}reZd49rN+wjHZdV0nnu2o*;8J`4hQ?Bf*UD;3jo~Mh`<~QTAU}cn@S|a z;Bf{&DBKjl)arVsxu3>tamiH;h&44gpWKcAj(H`9m3Kw}*W^VNThIeF>+tGASW%L4 zLND}RoaFG7r+=)mELoFtS?^-94ig!1Lm_q?;LM>1iP~zL;6jLZVVZD*K?BZ1La&i2 zVV?m5rl$<2hywDi;BF?2ns7VhUBZrdqd~ksLL`_t(3y*}<4p%79Zs@DF<|rDEdotr z<}1~8Gz}|V(vsYRfW8;DdvI3JS|0Etq7x9+39~)9XMs;Hi)jROB72*)6?kslw`F8y zN);e+s7;rp8*=3&lmDzqn|P zOk`WvVFruW;g<~6aG^8|JGxi(AS=ea34l@LI zA72yI@sk#I=c6>Q$st7$E zG*6sD!Hr%9UVVb^2obHvKQPgd<#TM$O1-o)$Qy9+JapY~BEc;TPAp-XELZJdwJ{A& zyWPHU$irj@Eh9zKgMhFYc>Rc+XJ;z#90vAh(jbZ~mYc8#Q94IXL^8EiJVPo<2ndWS z!CP8af-e^Z4#wjt=pxF&+aDAkftw5PM%uudgg@|Q#I$1P)8Ni&$Xy>ImJugw?vgnL z2hOv=_z(2q%D()5xA-zjyLM+LcI_UQR^fh5bq_C@utx_6T9%=|g(p0wU?DCKsp8g< z%aB(~IjDCSE;%%rU%~fbNRv=Vpvut&?nL3SQfo(c%H8{cj(uOMw6MD5yWNJmhMRY~ zwU=jeA&X&?56+X9aP5ok`n%nOyQ0!iO#Yo*ZNS@nAd6s)%yqv7`ZVDN7d|HwP&2<$ zf%%!dubo+hm(JkJk|-5$z5#a=a28{{vf$1yCaQty0#PA>L>ge*ZOu;zg*9kcxA5Av zw1U$E(Qt_+CWFB}fCfGG)7m;9Hq;*UH;wZ0MAh9g*=QFyK*uSKf&>%lOn$KhQ_PCU z0=MjF5$5ai&O=_4hakm9srzw-X1dw;*movxQ2gP%qOGlqZNbW|L#B0C|Y) zU=#p~%uh`!5Li!_j^L76yBkmy3-Hi7&a*@+d4^z41ow>agjgHF>%Id$zZ6DHu49P4 zz5QZtc+PECB8^~VNY*Nq{7S=ZinO4?cVe<{pT!kvSUJQ)qFcL5cYKYhWg>(p6$2~yd5t{nzyEq*;CsGBQM@jRouFQycZiv zaKjzgM)GO`_OB*p;6>t6mxwJ4P?k_zvi5;;d2f-}uOsYWPM;jm?AORmr-U3vk>GeIC64Z1a zmlwB4IdB;|FR}2F&Q1n8H-Pxu0nqJtL~^!*E40C?4HN@5zaa`ONcQ#1E6~;_VL8Eb zz*Pj5Nb|S`JSkdkH9j!5t5)BOxAmL1z#pC@)`2yJi^A}~cNJz}aveY{mU@@LysS7J zQ(DSf*W~K5K$38}VG;Zk8}fyQxHpAg@X|Nmz3h5H+{?l*X+vm&NtCA2CuQr+iK3UYgn24q+-$d+t2sagBu%92kv9H zZ*Qk-1=zA}ly;SibVp69N3eZ@bK{LVxIWw%79Cq4>;U0K(GbTo>701kQ-F~Tp}*N+ z^*0+W{n?C9e{v5TZou=XzFTIxnScV!!Wa$PHQtgXK`_(-y5WvO)DLkWx!fA^uB?^n zVoenVXXp=E#l%6QxF{hTN_V;1-CBqsj;v{Hb;rz4z_>8K7QtFwB3*~f=OB=RS2d!l92^X> z;7rd}nj-*|s(Cpqr-b4$D(Hp0%cxpR7Cj{8Td*pM^(uII5aol93lnMYa!`vO@d=1? zCydAj4CcRHpO_Qpb392`W$&TRRJ|(?F|WUPxEPbN3i)QF8CDgd=!C;|N}< zi4dq7&wFqb&J5yfcf8{$IJw4dGQVzZ@3V%sNv>ZF%&EMEkDl(8#wM)j?gp&*^tiv= zKel!+H}D$%D?e`ShM6N=!GGn)t=*6za0UOBAGd-^yn_GAk6XK8vI$r4U;IbZKY4`9 zf4gXCp^I>cys+WoPI!arhKo4NZMZ0JJ~v(#uM^yGc^9nbZn!AN4e#<=p|;Eq)oYd7 zk_K(SsVwEz<>|4GgDm=a>Y2MQc--xlh5rx0#awP?73yhtsl^gb zF1F<0bxCkzRm{~E5Xd#fk)fPrMI)q8{_c8o>+c=6$!%59z}Zo_)zRT zy8h&2yI!6+S8}5FTZfXKKmDewn>dHRpz}wG^Q6u{yrFYEaX|9>Ki8E`oG-6G@RP_p z$mjgU*8ao=^7{DsT}P6ht$&NXojyO|XC24U=Yf6EtEeoO9%Ma-eE8~^bp`23y|Lr{ z#QDbCBhkc#QvcjPBF~}EnQuhXUVQ%9u}*$I<@wQ@N%raoBKMJ>m8W%PC?-D{i~b<- zBB}Eg=S5zTxJZ6J>$zPoAU}^eA$knSHYO6g+_FaoU(|II#o@s(Sf3<+rr+K5yu`&q zPvn>jJC3I~cl36Aope6-*4WMD=jPW$r%3;~hg&c4%Kn4S!^qF?z9;g*#3j*NNow{TIeM6PHQZ*LQRtPde{- zb)-T5%zq|&8F4NvMITSs&*|yBn#$qK3&nQR`y;QTx_JJRqZg9?ix2Mj7Ww(J(To*_At^&!Nxzy1V{Hd}l0np=bAronND}{P`B^Zt^p|-g%4bkM-b9 zu@fjh@96IMBl&s6&pYoVf9`%Lb_40TF(3Id#k}-(>mlkB#(!w-Ot^i;>S5NUlw+gU zTHhy5>RquM`TV|Zk&jZ$UwC-zb7c3VM_Fmo^O8SwZF0+H-G5o<*%Yhp#jY-j$-nQ1 zu5U%=nDrg&G-~7TJvH_+(s}rC)|aX5Gsj1(WcPxKbqnRd(rcq{rZ`-2N5_w;ytiG{ zu}FFzcYO34#J}c!kre4X3Zk0qFItX_X!=JCf^==bw`DK_-ZZkODbde1<~J7 zxnA{-#0cd{Un=?z;#~2u=sM;0MG@<16vJPh75yCbT~|+a-c0&`eN)$`y!c-q`z-lz z(oJ21UVZJ2G)Z>;y`2wGOz!Qr4p454eYERy#D6f=bt&n2d^EB|*QY)m`#$w=$A7zX zA90*Nc3np?iKHVhrZS#&aO@z8&uee$d@so!@mQ-!b|>!Wm?J&*aOA7h?-f50dsX5k zqP`*rZHin<@j0^?tt76H^?2abks~Pwc3&R(8QI-)Poz$tcV}Y9kPp}YGB!Lj^EZC4^X25vQ-5LoiQ3E9t&uq8#?Icv;jV1t#BWEgBU@+P)iF%AzVx+d zfpng~5d8|-y{0Sre5#A{ZiqibdQOPP|4yGby}9#Cr03V4vzipE9mhp)BRwy_tTRIK zJnpNVW%}%-BfF_wQ+HS|pu9cn?H!v*=jZFhZKiBy`8_H zHg(V0k#mT@`wtx-r|aLmIeI1K!=+EK?xZ|_=gHAL_2K9Lw)0Ko!!J&b97X!8OVN|) z`syKxJmtw?C3Y0)eDfP)4^usEJ;|D(dcS5<=g+8r_|NO3MdF|Tv`&l4a@_kPgOm^1 z(_()hTc51Ok0e`%{5Gk%pYQp6*EUaQx${P<(@iJGZljzz;okUZr1MGpJ7eVM zaSvN%YC97{U8AJufd{NN)AduYivO8pH+?WcoJikWJKjq1?AsK*mCAU{TI>+2uQ&a) z^Y_H*e@5qbD97%4Mx>w0o;}d<1}fLBfA9PP<-@OkA32utf8xGalH%~ri>;?#_O%-d`Dc9>sI&_Sg=uzRv6L<|^MlK6*68 zt$AMOwG^LUJQ#Tfm2ubiV`;kn-g2Ty{tqrjS4ro^&x-wI{GDD@9^sPOzS6bItT75_2WISNz}Y~%s5RXHMlIq7-IEmn%gk?R}|AU;auaIo?kDXW0^{4(Tawo;4d_;u$e{1S1(M!nB7w?LFp5n9ll#VA; zpD=i7?D=HtegCntm%cxFAuk6@DafnnqyC^@8`*kEn`ginnWy${se$Ykt ziPi%@>NJumKhAC={y`yy*p_W3_qKO#M&M|NFLwyb*OQ`9FEJ{j$xe5iiSiX~p= z_NC8_zlX|u)XAOSqPYF$E!LS-FO^SpJcjB$`o6BGlb*j^5&bjO#dW{y*hMjX`X@TK z)92oAbnU0l-EWFKp5nIi`mSrq&&bcMeH5!5kBX&8|2yB=@o4hra|b1Mke_|O?)an| z6YF1Jk9+;|5y=kkKH|0ybkX>0J@C8EuanN-oYVD0DogiYyEaqI??12W8>GK;u;Yi6 zpWpdYqL;33{bS@9@_*NT9sf;w4!yYZWYYh`8>}x-U5q>{_H@eO>u-+ylwwuBF!m)X z`(`WV&ClQQ=dK&6e*beq#c>`IEs@i%r|LZ2W1l#Z{_=R+4eEYiQ_gVFQJ?u$^ z@qa@i_BG1Ye;*p7F(|V6`_aD;=ekVnK8nv%kBoTtGB4cLv778ZYE$Gb6!RBML?+!> zS(9JxcsZ5*YhRDOm|}R)cw$YB_ftLYeJJ)cD(_p4?tDGP>gO-({4$mCKNnc9qL`2D?b0hYu88bpm@IG>Q0&q zMXawxKSKV$^t09sPkXZ57PCkR;}M8u90KGMPG^C zPyT=Eq}V-foUI36(sc;QM*bDuM`gJv6+4djZ$2Y7M{#@awOya_WPcjnM1D5sJI|%M zJLsa=ZsPy))3I;T=a1H{qp0k^_*TbPs7?=kYUBrGYw2Inf6(XaW~}c}*=PS6zmn?W zDPM?=5obMS{en2@O$l0yhzuTxcw_F=o$)`C?4}!HQ`AP@eTj7q)q64*jZs;u?~DAE zK3A^mvdI5G{CCu%+*|&3pWl2 z*You{=Q`K9&JFn7mcld6yV_q6>OfC{M?}WivdA5#MMmt^_(+&j(q!TT=*O0D>Ci8Q z;94M$#G8arXm5$bv4d{u$MAS~M#vn*(m;pMW%MBA;&c-d0dZ+q;NC;*Ev~q&pl$j# z95?8Y6_4kKxH^xcVlcmSim`K0&$rBpTwt@LjIx2>WMZi^U~GU7UJ2^($WfdfXm~pY z+Y9=;`XF+EGs=$hgm|SQQ9SrE=0VaS7PUd*q5pJ4Ry^_Vz^~8(K@RHV`2#{Sv}e=^ z3gGwo5}^?0)XYx;qYn2ABH0XlR@_CfsrZdchTQGY!e0i={#Td|*m$KQb-kZ$FuXkQ>H3MM zL5vSvkQj(XJ%hjuIQ!4x^}+9!$4EWYw%TbV66`fj<0!zt^agqwbf&&Wc0i6Qi1-}v zHMp0^3+<&PY!-5wIElCernWG09^M!1Qt&w7&vXJi1NC;}0O1O7+pSC30vw*+MGk@A zr%8wmw8xB452nmYY1k*XSxpM0~_N>Tsioaj7OiqnqX^#H2~)*F1!Qi*)NVP zz}Qogm^{o8_auT6=y{k#)B$}~7f>Cr*FV90kuk4ri0)u7;(_yq82R2{jQN-(NH_`H zkQm}oz+AaVlw`F1iN_gj3;cPo-?qYJ555GC;%&g!c6O`~;tF>`hauieL--1aai|pU z2RiqQV2rceu+P|S$VLjKJ_URH*Q>B=u+IA?Gs8SZ53L}# zpdQGFQAV9y)q8a1P({EuIzm(j4OiC?2^jl417)1$Ua2SeLylN3;kAL!{RaGz|1?L|FA=T4Ml2H_ z3wjQI#!5l+2v&kLjD22UrMq%up zF|-rLUJ$|k1pY$Y*g+WU5rwpaR%#nqFVs?uB=8_=U^^hu4eiU{RfKiR7MC1Jj>zWE)-wg88#@dU=1!^;@F3*@VBlE@C)E^Q$)-f?yZ;KP9Pp)x`$*u1tN z`a+C6b9hI{bzdc>3^pENcx%Yx_BLz+>L)=Q;{ZO+2hbs~zqkV_gZ=-_edrd5-Pj-L zfHv(P`Woho-30y|13wQt3YZ=axG?CKP)81eKI7YPIN0xHgrNOUGd6liBh;8$9Kr-S zO$|og!TW6HYrfI#b0BerU9^4D?#eE&M_%C+|bpV$M{d|su&yW|{m)I+qFA1iE zYQTK+g^BSj7F0uefe)z$rwn;4nXUIJ%>O=J!HYK7t=VZQJg;8G#)l9gy5)ZRs5{Cltw-iv+!{q5^95zyadnMi>4 zx5tD?;I`8Ug*ri~o#;0h>mY{sLteUKC;T-OhGh3tGfdz z2kap|x=~TUclIS3!`Rg^%pBJ9Tf3O(j2e55u>t3+RZPdApEnF00X~;niHzF&SBL)v zxf{KJ;2GaW<%w{I2U-0|(1W`DmqPFY9oSiLMUclGzUVyEj6*1T8+5kxMNUFo_bmxb zFm@j+k#XNiY#Z(k)J88077k;BOc66!2QJwle1J1Ignfnil~j*^2pqN{Osf#@fl}-y z*!Z#FyTFE11jkta_lDt}K&!rTtQGjj#Nz1CUnWJghB^_m#=Qof_rnQ{^H`Qvq#D+! z3uLCtz(G(Ey9_utqp@hH;h=4(<9{{?wF<`zJTt4YAc#GL8+RA95g`fpO=VwG%l2dcIV~h=6mo4iD$dD5no%0QyG~ z@q(bCLJu>8vw|H~0c%S{0h$eMvszpl)V$;gq6F0HN+8M)F`9^?382aO0L&k1J3xVG z3S;*)qm1>6I*mF24z&)Afw;~&5`w^f*JWY?)FCE^STl0>hQRptx8)SV0&$sFGOd9A z2gt{Jr5vxxr)u?Xc7J~8kk@Qiz>T-)*U;A^-GYX_du7KjSuw6}_T+wBQafWNbpcp2KFMNBV1hkdq8x1cRF%ftumZC?q(5Z8ndk#SbDI)VEDHQC&V zMnO)`>ElG<`I2jfS}u;%1hVWH3tn!#3KjY=*@ zEFh0(gK-Y9J~Nx(c))L#Ar=R96~alp2DKsbfx!5_&-xeL4$n%jQ5+Ze$~ML|f&SuQ zIAccc!Vx=&MTdk9L(RvLkY>m!O&(c+_90a&ovb0J3_rj*ax|uY-EOg2&!-yCj^@3&Egn$GXzLPc?P#@2oKcf zf(t4IzD&GvaZra+N*LqYT+}t94{+e!j~@rW0{*(OT=Y_0=1Fs zgd79=hwI2G=nr{8kYLo?Q{+9ov)sCmy@47|Jj}#6|Jk8Va0Z^cI#GDvM5s>)KLO_- zEA{|5#6;p5zaLR-#Et-_`vjfsfli%nf^gCQa ziJ;+W3rqrR+&uC2pw;7KL=j?td*- z_TLT@1cA@^0xAJ~&M@KC!KU{YO8pNLp_E}4fzQopG#AF2bD<|-?5S#8KlC@K5J*tx zFI;hqb0p?nOyi6k72%>mw;kVby8%CUh8gmLD!8C>fN#`?%L8rseURr+CmL_@DAeAe z%V+>_F#U{k1bgOVIL2A7)F}EAZ0r*7=3uk^858W=Q9*em0Ok&vm%zBMva=T{f%%wr z8o2`;R9_&q&{h*bQemvx450+{e6trn44O=bVk(eR&uc_DLqJw%P;H1;|181@_5Y~= zVTbmz4XzDz6Yob^z~1-@jv3bZbQJ;y^{`KisRA??If}yj3qoxmS^|#PcT5cUxV}XN z0Mq0=6Az5twuJ8lOb#uy0(@Ea;MpL?j_ZV{pzTKyCSk_dPskCjC7N!6k-OjzIith+8~eb_=z!)Yn%&~2$-SbSPA4S z{3#X*It0#Rmmo(s({b=DMpmz3JHf`~ILbIzzYs~N1Z@#zBIEaTY%~JnEOe(5(F1ZM zau$0FeiKjO7~k1toN){r32!1Ea`bH!=l&`tOPb4QLJyAJ(+H_#few`jmK<|&sx+6p$-?x-5@G4MsE zp>6mZI}bYF=*2P4dD7+44j6l(22qE4==g*T!&rS!EFJuY9mbg9*>sf|zW}ief5RVx zczX$WGvL2{g}}JixOK1Vuo0p@10Q1T+u@UNd{TXfza0Gv&vcSjaJz@%b z1ETJ___F-o+T-A_ETMY=M8>IPpB}&GuL!X8_;%1M&yf znQYMyvv!|IG1>-uCd@mv5ZqqS zIadyO2=UTAac`ma?yeHyTn<^WLW*EbP(6qIhIv}rk6Z^#EfN|EI-I-4M1wVf{|(_1 z)IYO3K7}zKR}g)OJ(>;Wg!voOi)BE*!VC~H#C4Y$JqA2ay~Si9kM1-k#+?&E6(Zxi zhUgTw3vgUa@sf}ir8%SQowD(7kdnxV;8V_&@;&yp@PndCV0kg%tsXwN64M_FyR2i@+=;A6xxMb z3CfIo$zdzNC%KJy2J}393n_(qNPCP+f_NqNBXB1Kp}ZmFfhIFo5F+FJb_W^>JkPNa z8G9R^)2JY5WfFrzei3Rr#`vxjdKbsIe}Z2jUVs`CyM@UBPxl`L#$5#tDKrE0F*}cE zh5jzbUUZ+u*3IC}>W81G7R%Y^0sxFP?Z;Na{F`CEwk!dO!|q8Z@t z(ZoFmKHTcaIQY_UVn$$nlfW^bULvDkH)Zd5;gXa|#e%F9dy9u$3SR#r1P)o8jTrT)xS;2h-p3SxR4~*v>Gt&km zFD$q-fFqHNBH;J5IPN^u;oEQ&&IS=`4bxQ^D=33y!kh{VCvbtUF>jRddqC<-gmKPa zQ4Kj{BLo5(nu-NS*m1Yg^O@bSRm(L>xRXqR6^ z4?rwucBAn91)=ui4PY!AMr7=B@O8*5us2M`2>?zOnRo;2d4}+3|62o*zhnYC+YLA_Pl>-E?`#Pu7vRLb#4+wENiE>WpmRBj{RW$qP$J_ucdM_6a8{43 zx8gWq&Ss}0+TgcAfWY{j$gU8gGw2|SU@gEW>MLP4XfjbqI0HGIT1OIKzK}`?jQXF$ zAt}(W_8AKRo*@}HJaEWR$K^mScz5Psj!4#Q&>FT|w+UtRYFq5oh3|?S~(Mxi&S5i-mbAz=BhOI|D`Q_&M+;6o~l3 zSn^eT0`w#A@P~n0*D5Ll^>+Fuz8LxkKjQP?IV<-WJ;bnKMmFI7Sa1<03AuBtM&iJi z`X2NV=x>vPW4vSXt>YQbGLB+&0({w8;-?|5CmR?mU|yvm9)PL69o-G@zb^534&a7& z!S95)b9_g&To&B1m!^PlN)l zM``A@Kf_N896bD1_3pvaZ69@9gUPlDLE*2AlkFe7UUsETx9SL=62G-mNrt`ntQ@cI zzW6<#OrKr7V?77EL}NdZiGhPczs62)@g6^rxIb%D??ijELQ|?-A}4y- zM3Y}zHzN!obu^gG^i%iAus{4majo*aS~904W!|9v)6L#nFQ-(j_RQ;gw)fSJdv|8| zQ5%xGP7$`m^%m^T?7QEgMHUN|dzB`gGaH^NZ57+KL%X9e(&WcT;%DQ&|7|t9qv`lY zvp8Of@vw-itgcJDK4{uBJ9tUss;MB2zppAx{$dIkjr*SD&v6b`(@$IoURT(tI~D#Q^j{W%-=6TUwj zPf28=ZwCBwuyQYEy*wkiczH;LJX*HqARR^&?yTXw^rhl}?phZwcdYF;{U4JaA%A2e zbp?`S>%9*4G1U#!f4oi>){akWNPPahm{+s;uR!?Wtt4{m=+(_DX1N) zQTEo*m(~Aj{_*PaC#;+2`Y1ly^6oF?Y}ykw#r(KO9@3fG#o<|WiRv1ib8Wd;^yQD2 z_d6#%NZav=^d;IwD&_YR=@=uDBGBf=jNSv}KAYoWCNs zyJ?qPt#@uu&_10~yH#jr_;#)HBTd4CDvgM=s|l{hKDsx|ACi>WhLOCo|L^IiArypYk#+TVq_|l z=QOphA=0a22Vp?)nSD>tyX~5LvR$JFBzQi!ep>rC%C?OxpFKa#rKcFt_KV-=gPMru z`zR(aL%nFJ`yuMf=lAKT+WMz2e2!`K8RPh3XdFe;sHu@KiRhl7-hG!nJaQ~w^K_00 zc5;`Pd}yuGgV5YHN?5C$lRfuItzT0Iwh7vMkzO`;udu%GR>C(?kJelw=@gXz3E-+d zn{q_#m8jPloMv@S^hu(e8pi!hujW-gyXNj{#}oCFH6I)Dw_lmPIHD1l_xDWmZ)VP; z9EY;WDyKBf60H}b&M!thtV2)kIJsMA?(RLjf_2T#80GtBzDk$q9CfUQb$^CpYq#Yd z=PxLwo0lK_sU2as)WCjqr8WMw9-($Kz5Ya$D)rBLN!;TJRe?k&)32Up-kW2re{X1y zsS4CBNNYTQEok@@3rdeDrIu9I$T5AwTS}`rWgn_2&=p8XNewyTn|va0KeduGDQP;zVnG38L*~t`^$bDj^+Bw(RZddK{4W3gC2w!tOnVEVr z@h|n|8#bcmNJ_5j%*G*dOyQ4&>RrvW;ik{ftm4&( z*4UJEZwFql|sN{p(Go3kIS;zFVrdRK*BjUhhX+oKo)u2koTC zRGvz9x)gXd@Zs4vMO<~7q|Uef_ib4Jez+uW;}vSB6`mhU&mU;{V(7H*vRj%pof6A* zsjw*MbMbkX3-#*mq+gw;q0OG|SA{lGUZ_YbsP$#L?)VmbL!X^k9kgnw0KhvDfFqgh5Lw=}V7#xgKcERq<2eADMhl zk*4ldW^qt;Dc7#BdFR`>|F^Tp2OOuSY5;e*^Qo2|*6w?!C8Lrl8(k~6JSV>k+C1WZ zs}ST$E6P;Xwb}hFuiw5Q*3jmXCOxHkZ2P4HqBitBlXm{@ABhX*S0;md^J#HAExUWvRpAiYYAYz$>d!99Mw8g zdu|KgfLwI(ft1N+gI@LiF6PA~k=QKFGIJp}!5GTppsvY2S)pAz!fmqYOGz}(+XDst zqtw@O(~?Hj8d2Jne%b@)6@IN7O5Hf2*X2lE3GP|0aeRS9jIY)naC}ZHkDHF^cy-`! zO2Agtv;uG=j!%9nA=`MYl!d+JYwf+F)_`r^&!|?^-E@(8IM_@4Lxi> z=S0<2`u@n)g6|yqUU}DBE;LYmb>I7aIM|6MS69VZ-I`g5q*k`lEUjmHoL1)_{7vR4 z)Rd^=>))-hD6H6>lT}x}m26z5`p(||Vs?~A#1vh~QX6;Y-y3)FGqlo0YU8DVRqCDg znZ0$^1|@#!!fCG7!Wv_-7fx3N_FtXwS#`D*oS-Mg__p&!7Mm`2=gaEwuxZ~4T@Tpx zcpvV{lhNQZag0=P``Fo|<)>`g)%cZy2qoT4CaiUieH+ z1Pf2H(OcE)tw;af{AQTb>tOrPOM^vCIJth?Xjb~4cNJ^%PdxA%7S$!ExZZy5)*-Ys zENDoPDzk1Ui)fJk9)2RERjKir<`$?xv*NGr6dvGz+v@*YeKB6K)7?Di*IeTr=Yf$o z8rzawJ*BU(Tb%PV6xg8_O)<#XTYfopVTWYct5b`EMw%*RUwnd$c!oHSm_E5%DXi-r zxDmD4!<%wli^DsFRi5S?)YtK2J$gL!`8yx|M>2HLJ7%}>&U`1|pNLWx`S+a69ORRn zI=&*{uArvYfmhbDsV%Z*`q_SZDeAz2Np&fuu61dsM~~aimUHhE6K^T$Rq^`N7609M zDkuGZJSIRZDrNFF|Jb46SL|^|+H60qBQq|}elqvF(s;B{Xw(hbkES+Orv*=r3M8UHkjLrKs98YUEeu{64pNt<&!JDdOWo9zJ4@fJ zqf7TZZe=Nm&4}yb5*$?NFaP(yp_}AB&D=YqXW?J_t84Yd;PFqAFZS*X*6#D8^T_PB z&`o5Yd0|&Jpmnj{;II9`ttvUJ!L7=qXF9=6@+yOqk@rYl*lynaPgD~_qB`8PUM|}t z3I~{EYpJK_SASlm{O?^#Wp$m!s#Qy=eZtqY%Tu{1zTmJx)Em`?y#DilzH7)b9ai5n z-p-^G+fa%+S6vD_I=qp>ccoglE)aPV8f9SjaP^6y#9e#JQoOV~YaW?1>}5dYw8mF8 z<}{U4Vjr#s;?Egx{7z-na|;a1HHxknIVS3L_Dzs5`C8n<1@WmqpX~u$nVVk5y4ATy zW|Gf)az#bxIb`3F)=Cdh+!z#4kiJ(Z#&^OjNV_g>kI*l1j{Bo$^b3P8|DkO!eLV4J z#p@Cg2_)HhOl#=I8_AVD!)v8&4HX(5)YBFyf9HM6>Xw~0Q<`#vnWFk&gB$L;{u8oA z%o7>=(R{th0*geI;eZl319{dnc4g{6^ZvI%H0IypBdj?*t-Yk$nm@JfzO6GPw$k?D zzW`V2*0?b*^;ju?Q-5{$-JK68SKADRC8i($Ipt#IldbHaS{*yQI=6?VmTKbu)1gR~ zrdVAS|7oR0@~i+s&2Y+rw!4h~*SQ$SWsPmlcA}0%ieaFe-y0pNn9QB`9@KRCkX8fS zBG;G|{c~<}b_mVWv>!!%%=j+Vit9_HeSAZp>18FhmdrcZ3ESPZ47_%GK=WV0G3lG< zE#EE0H;{X)-fHQFC9jK^n?@2^KRi8zI+D?}F3tYJA!6V4!ZtpMcaLQs@5q=EYW@mW?xP_~jZBQ`%5YVa~NJ671%W^R8Kt zByX4Q``+66b0qf4KsU8eeI)<*wm-q90{<44SkeRZsbYzg1U-8{9b4n8Id0ci$ucRT z6*>4xf-$cBk9T9L-axIFowpAEHAKaEO#VlbmSMR?qAj_?N5{V6;X?5Ts(zq#LioUY zUkf{L3-#=LJ)VZJrid9=hrjinQ+dVT$TrpP(^{vTQnm=}EL`Z|7 zhcUg{3PBHz1dnYFGF$nghv1Fc&&H*+r&pFA zT_ByV<#>{{} zt)kLE5_fT&msG3HdQ@AVa-Btt=CO_xHTQRkQV@ z^zf>w{IjQngG~8zy$pCis9tM&Iv{&b?2>o%ty`*sC0a9S8#US6sVDVsRw$pEnbLgT zs@QtXJA8>AAnq3Fc39OW^^D2w_fdSLf0K=CWH-8R7S3^-oWN~A(T|@W&?%ZvEA<*fS~9sG;9`)h3$t2x!c!FP9IePk3JFq+8a>AYI3fUk-SH zb63RpHN@jv&^RxWDQR`zw&Ol*npXK;zuT`FPnfkoIi9^>Kt0&zY2O<9my30u^2ha; zG1SWRV==6MLyQ8eZ}=AT1*)^QnwEdq^Go2-2Zf5ZrU^}>6!x<+KPHtYE?^fAPB>{i zPu_jb(1Wa7+KkRp94S)t#L`JT1g ziK$-#<398cw|C{9UY-^2_Ay}@y_%xqp0c^l?sB{KeeuErri09S_rgd;QfK4$y?yq3 z!+=E8Y>)4$W$&N!%)|BjC|UiYrv`;P<#7CAa_{)wS@n^Lt{xxZk9v=UL|>U-*U>2; z1r~(9={xdFYfO=D!xvt!u{HJNHFT!pU5c>C%RdVjRc|F8-S#f?F0bwI_d70o_o=Zp zkR)sbtrR{xR}K~Jc%s|a)Fb?~a;KqCbD7*a%NwqppHbhE(ra%Y@ap5{)5!$&SCP8-xAMdl@){eVd#}tU#r@H!no(|M} zLp~dF@6okM`$=M*)73f2ACM!bvaA2E2(oXDprzu=aW;Nxf-Ne))AK^K-uhFK38zJWb>Z7T&vfX z(8{4lZ=JqR`#aD{Ugd2W-JCO<8HI=Tvx%B&%-o(GwyIbu+qWo9>Fg`hy3*i&Lp$r* zdscTojwY27b(zl9X5pvl+BbxrR?3u`Qkgng{h2<^);>J^=?=%zDGg%P->;a&1)C9> zN~Z_2->7Gkq!#ja?)yYi*uiD>_Yd_!S^4HShel5OI*W%!R{Q83LFtoP+oL4&S_S*1 z9{X#~mt0X0CF}kZir8Q_NW7z~os-|ys%rU5e^o~M#f87xznfljtHdo-KRzloopbRI zy`b*pgBEMF=x^f5E)wyOMryu%X3z}B;&`Rg$Psjksu^h%)K^rdku(3@0RI%B4!3H( zjXKF|`XQk{?AB2^?VpXRkCwLNKHK+7D&?-7zFvQT#7pC&WJ4KV-+g|sOEqSbxGvs! z_$2N2xcJ}`wFX_EYL61fa}SwnLgc+q`9IQ>%B-i7T4ohn?&-7c!oAirZzg{9k(6~V zE0i~Tb2d%0G}-=#SK8D4TfY$=jUy`RGF4W)kItc6Mpo%T)mP9R$Xy}Gj&?RAPX)l17Kn*90BjvMR?$H^ulQAZoa zXGr1YH+Q*D>`O4-;hGmlWY;}W74JQpR+Es!9JSO|*rs+bp{cI#m-5HkJR^>pEKQo8 zNkK|`3d)TrR`+h7bb6+TL@JKk9W5F6PC?$J2sLKR%}UyYBMd zu2+ZE79EGK45~KKSu*N-O%E%r)m2flk|L`$W`oqvRPNon%5{Y4mSpG`tviAADC|SJ z=2BXStL0Frs{C!fRF$psiu7M!b^IO|sFQP!Pw78@8Ti@l`&6;~UyT=q<;+;u@qb4? zrrfs^{7&f!``6U=HnvnHKxNwA*qhwlvEEkUog=kAE3g-tnxyvU^oYs5>Pf`Br#4N+ zN>ul^tam8u#I^ixyVMk~`T{xeeY)%WN< zwbXZp22Ku@lYIxhUoL2AbcM@ujh%YCg||^~w0)CC=(vCU{`b+sFB7gk8tTT>x#qE+ zFhTRoyIHj{7TZL%2qkR-yyMPI_VWEWvWGk6WR{Y_+kG8fq4DeIYOnZc-fVn7_N}79 zKy~{0wd8-I+BVtk@kg_Y1`NxDXCk6Y)pu7M%6RrrR6Jg}=F{Y^RNeXH>zyjQj~3r9 zw0FAhkwRln>OVja2+uj;Z4+DRj_>$P zbf4BNDwVa<@OsmIykJTzJv@x8857D!w%Ao>u06cH@xW*DV5z9K%LAv$id*-Zk~g_^ z!)|}op}ne}yplU|RUj}`&%Rh+`1g#IEStc|qIkXqd9eswz*bb#4BY9JRhzA@-@^{i-6#v8cXe zzCx9esPXYr9JIAsjy_t{UbHeR#6S+wG=|IDFB z--qrkuYI6hYIxD!O3l9S*D*d={ZNAL)J$+&nA+lcz_2)?niQ`al+|0ld^hVIcm0mj z2BSP`zp9bU=+yBao1@-aQ)NP^l}%q?ukGnLp7{A*WRu=Y^?}>MI!C;|Hpyaaa&Zp;q#X&X{43E|F%@v&eya~(k%l%~`TGU& zY<3eQ#dyC4{}QDkcHvEy|J---1Aodd$7xOX7u} zn=R5DljNcEt9I6HSLb0anqa&|W5yxs5A8{v?(kvNfnyeiJNq;jXH~3H!973PRtMAYagF}Q=~G>+Zb^E=Q2f(1?geu_o>2n77E8^`9B#3K`>O0_Us9!C zXiP1a9mbQ^M|23eddSaX}#p`67w;sLn ziH&`@$hO|_Z_Avjdb*R9W3(+3D&CRgDeluHXQl$Q(lj| zEn|&&dPqh_#6GV1dNXYVUS!?D`g<>x7DzSWO>w2bd2OTDHErH*cU_pS<^*s)*d&KotoKSjC^^3K}# zo(p?jkrH@|W*Z;7*Yjc3)6t%-r_pTAyd4RB*?_MmP{avZv|$EI#?!tot< z?9$W{Dt_G5No7AlVtzeW(W<9 zXNT*G-W^M!W=$@W)dVxyH(wDrxPHdA=)UJULDDT_`EiXazi9j0RlRdN4X7`w&PF#2 zycRi^u*{0T|6I2_aMCzxbw$OdUh6>UHzw5w&0=ip!hZ6`t%MeSywQ>`*jzj28RBzZ zDz|@>U;cIR>ya8ugcG{_4>^rbvU8p8d#Zl9__kd{ zllX+E=|c7;qe!w>{ujRXufa#;{Hv`_{*uCA47?Ke4|>U8=$=xA3BG$kO?w*W1tX>&Dmhr#nSSHXT$g zKPVFDr}MVKQ?9sNG`xN9ho79^ThvX1ombiAFZ9mmIh`5w3Zv{QQB7Eg^W_`dy}A~0 zYKMkMVi0lT!tq;5BUhVwIBw9a(&#&8&SwvEElV^m7>4UQ7v2l?5BuAu@h>(y)G(C# zIOCse?4N6kAt8fFblE0KYk|xqvi7~e@p>6uPrtYFuH^z1Q(AAE6~8WJF+b#C zi5eLUwj#B}jPoR^PK{ESJL}fR-AV7GIFtw{v&M#(J^$56IZ(>eco+0d*|NP7dmio= zD%0!E`n=Z6dax|pw&cDJ=BPTEFDc%<`4UO-6`e^kx=*6yAFZ^mKlNk}^`p@4hX+*W z8oC#*I8+DNT@p?V|07DBt=}Iq*ERKqPI0MQwoulKYUPfTeXRfQ3RgzSZ~-5gtBR14 zm$At`IOJZpHakYzC>7mUPBIwhect7TlbcX8%NDv$^kDlb_`|+DNkE)7+!=VOZs?`! znFMuf{60R7zGS(5-=t%=s2n0r3w^k*dpPV>`}258$D!VeewHaOz1QJC&h7KbpY0~d zK0bDNL+eaj*!i7*osSs#ipR+u*r6_wK1_LL7HlPGpU(fU)q(Q5;PS-fOUqar^x%}U-8^^17f_Iw)O3h{@$rH z&r{FU1_hp1QNLsc-MH8Iur6h)Bj(>mGg&+@G5=>ekGQpq1IO_7lUlU$)pRztt6|5K zzptm6xl#tJ^W-H3N2Pbv-JgFfSEr*G$ydqtCZF6_*LZRCu#Z-Mio<=0ngzFfcmIK@ z)j-X`u6KqF#(nxDcU}voeGMlkrtkAPkIWyG3_oWZU}~V=k-B-3+=ZKI46XYe_UEQf zO6d_Zjw0?slYj%WOsw107dvaRzI?m>ENrV}Y{<7Ja#tzW?Q~lALpQS^m<)YD} zI}RT;c!GPr>%aChW7>C?L*nTqWjPNG`;E<>bG$rkmct!DV`+Y|@KT5KmOgS;Wpq=Q z)>XvYNvt~WL|}Tj>(P@<4VRLEZ>TXtd zKEGtwjqrWQ9Gox0Ypxepa-M$Y5+>LBtMt0hoYuF@vq#1p(@K<1$OOBKjnHJPTujU# z_#XQ>XyNfgY{yZp74W7V}PznX-VJjTiL@NrFdy2wYZI`ryj(%;}xRy-;WC_mXk-tnTv) z9}I2iYdL=@=C4|rJe~P;o4DPmGBw803P}QS;d%OoZ+p+uj)i|^7A0_wzSI#qzF+7b zSviGwPJh0_I@wxNrb6r=WnWsTkx8bSXU_-{af`-AF=-;OQF<+d zAj;woK0^IFdW1-iW)#Gxv=mQ>$Z}q zuuiP+Ma}w{`(=&2u^QjEkDnXoiq~;TiH|8)Qzq=QJ9XadqN?7_D&usG7XL!aVKUoJ zYKV4nR@6@M_f}kc|HvPVrCrdmuHABydZpx5S?U)TkvU5p*_cRzknu?=0llgpcebTz zN8Psk!1BTpvkWO#E@SpHVHur1~)?^}TIvW(fk?%$>jM56g7ts{M@8DstetX@BCV_p?3U`L(GbadLNd znVY7hm-U?fr>7fJYbfFt$bWB>xv@m2Kb znccJz9gd3o9e&Hh$~i-Ny4MA+Ynx?q1_TA`>iVRU7aq-y zQfFfpx{hj=pQb+<`4N*hpt+~=YwvJybDePvDcVq*hmw(2UbO!V4QE;Y@fpuaS1peJ z{Z42|z~x6-X3;kuA1dSFx*832nw0QeqnPb?`ZUSn*6+t< zyQu9Shziw8ty!})eOmv>ag_2lTD7%d_l5r*Zf8qdbbdSKdDgWR#rZbgr*4)id)DsgzE0de zM8ZwAEN*X>sXfm}(G8+;M)Ga=#&b!ge|~pDb)fTcy+!bzfG30BXZN8fMK1f0u=c>w zkudM;4;(HBYks(UQaL1=*`p-q-UFF1XKFr<0Ad;;=nNZ^6D&wY->$?w!0`B>vd?F#ihyT7wbB&9i3m`|vT z+!gVI{dHh&_Icg8+y}{b)Jh`%anEyh^+=ms9^bURN((M`yRlfV{^9!Pe?Kno8mHF> zd?@eR5nKA_+RChwqd6tBbftk!pnoCuO^OtLXrE?vt+h7_H-C{QiSnHFDsB2M4+qAy8vTFUVeZDi za?-@#p4`2gt`|4Qb_ZqiRY!z91^9w#@g?FWMMVEYTT6^45530gO6K`Yjc@54dCYCF zP@nfvRn}kpxDxaIbQ!%Fi(_76^b;{#FZAtM#kCr3TkbHiRvWJ=tK7!JUt;C^`0C8Q zd0nT_Ew;txkJha!3bR-*H>zcX7>rpK>Mk6>^NDPkJFGU-Y>;EL(HSk{XLd3EoC77P zMBPQjOyyr)bi?tIH5avDzjM{)d3UN!>ar$@cAlzNLLO7MaVXnS1^#S*Q_e))8r@yD zr&?d}yROWm6K6KH5~9Cc$eW2P-rmIF$^6k&vp010XPZCUcK_>`x`_Q&b(6~YANhB+ zyqP7qFR*fL)!tt7itX`^bTOL@jrU4_*R+2$ne9lBC>V9)5|wWo=^)KU-*%BQ+4pAW z%O{SK?y73mvBPih(i*B?{s>=JkigWgM^EGK=5!q2QSn8kA@RKC#$6I;DN^?^Pspy} zspf#HP)O9@63&7D2QNU-zqp(5NeORRJWC*-R1p4_6JvgQJwIB~vO-9m{VUH}{3{21 z3|<#NS4p0roJ!~arK@o;NYc@{13^-uiUagtN*<7h<8bVFn@O>* zD@%Zh*TIp?orKc_iA^1?RYEqCr|722- z{rlF7cW{!3EkRU(%_sU~!U+hn>?punl1Sr=LXiI>KokRO9<8^r6+k(qlz%;}3g95J zB&z7<^GV~3KwXpIffbs~G-S+Ot3sBnD^hT9i|P5=cj30y|4Jd9nd-Fkq7>Tua?8(M zokMVwc)B=Z!~>WUQ%}rRl0?|FFp|*!Wcpo`3yVm>?MQr~ksgMe5gbuBo+r?re?@J8 zF8c#qW2uC1gb|m#flFYkSS+vi>4=4MQ-|T(`AT-Z8e3Q{K>?F%l37Gpgh)q{&-+v4 z81w-PsS#~4&e!B1nqw2`M=|!@uMiPBL6p3x6Lj{aq zKtRdz?v8|VuF22S;$ zCTtm)2_`XNXu>?~DnQkp9{Qv+bNMkU94@HIJwoJ`^TpVN(2juk3@6++&PIZu3(apw zM2$olJ0s6hjywp=v7ya;IU$H9OKuSJEYHvoy{CXK%H-+D)p;zk?amgeMS3!>3P_kdBSLql%YM!99v;3oIX9gQ5K4En-keO& zDcAg{u(7Z3RYt6t+Le%*UkplB9M*h!z)ek_(&u6HkkS&q&rHxNFi-HkpB>m)4$ki* ztLgbkJVcO{Vb_%7BjjSK}amBY>n8BKU85Esf{w# zDL~1iq;)Gfh6jecQgiwg9Y(*9=>8lkD8N9}hGLMWMNDjsp$tnzyVnF+AvlzT`A+z` zux1Zk~2v?a*twXz@{{rk9#4?qOGx(2YP)H9w8-BJ`|m`pFY^D&vP zBL2wW!ILy4!$SAB{ZS9%v|s}R+IM*@a>-&`7AApD5FM-Nb0szbn%wx-1(QGNeb)~LD0 z=1bX%bn|Nv)FL%qwSq)87eRrsK+n;oHWENSrt$M7TS;<^SFI1Wwsj~mg-JU%AWLMA zAf%^3{y~{C?zfAWph}9F@gFx?^F8ZJ;){_L4^Eel$siEiWzPbklDdBE=tkm%rKt)W z`W-c!qG=NDfk|YS*){XOxOCOqmkdwc=RT$45oW=yW11hxe)rVQu@Mfr#$ zRY%s0E|J=*VfJ;=GX3nXb*5BPi9}U0F{P4DY4)S-XF3e@s260iFAA!f=8o_QXd`=1RJNj-SVKCsNlh zxvfYz>O#i4A2o)O+&7#ynDhE<&qec?z1j7<4Sf)fZC;D8sz-vehhc<1gubQNOeTb6 zt3t)J$~N7B5xCA<<4^D)3q@g}Lrw_tMc48fs=VI26-auO zK-&F;<0cB2dKmB%AWo{U#u{(d1p*+p(LG|CXi09lVu6?RjlFmY&rrzD_`-vH#a{f`lBuK$t3O@`anOCJ@Ze#eE&;t@w*t*M?+PVLhpk3zeDC( zFOgw!EK5PTY`yh!mlm$7oZcvv1w^K?q0HSD9UC0AoTF=OMM$By1~-?(D5!Pq){(@z z{YdkJ7YhZQk@t!Ad=c zHR>TyGrp(o@ElMZJ4`6CZ~L4KP=a7OxDm`|@=aBOC8)8dVBhe7j#rspUqcOqRAUzp zA^Il|1ZS`IJV8ybdsV5JIOdW213`KRyF@Fg@YF>bmLii@{|NO~QCRnR?uoK-NJaomh}-3`*&oO;;mLrKu#Tc!yJmQ%=r_9e}O@ zQZ`IV;6Hv;+(7e)Bl&+ur#^PSZSt$Ns7LCKx~9qF<^!Hi#uNXy159_I>Z|6?qC!Ky zms56LLP9Tvm~T;Y%I-GIQSj%*Sxkt4xc3V4A88TrKRTtnQAJIZUHhQ1Q#|pdl}8~? z!$AMCo*w9OLP zoed{*Dm%%-mqISNYzGlhDv6GM{PtU3#Y@GSL`7l89;{pd_ay2BAWkHU*w6)9wNTf9 z^t{Z%bxvijk9T9ZBfyTA_)tbjSV{MyER||{Z=MS1*0>|6(m}k3&S&d>8q(4XR44`? z@JCL&kI(9G4K@Y$J$E?(9Y9H*=J6Bbjig(@fmPC5^+L0l1P~0mk?Q^mql4wh#!V-v zbo~vC7;ojAlX;#6{6=nvW>ruc@KLHia4a>>-;4H$?}tNR1Os3j@IHzf4MgFGQQQxVi({ z92(xf`eDrjQ%bXd049yS62;+!+yV1~ze=f$ij$_fw;R-KCZeWLL_>gzYj*X^B)hx< zZ8xfmKT0UI;zhN1Nhm0m7Aj=9>p%y#J2-=p_8t1WAua%D3rYN-+czd>uJ@jsLXo{1 zXhk}rIf$so@#y&8>#!bwEl=Z*97(LIaxG*C{pu9prAb?nPe@}?0H)1x(Shq1Sxz;Q zWSYO=qHoK#9ZH_b@JQE*0{dvkXq1M1n%^Ec6-hq0pDPf<$S986!Mc;hgfd0Q-~%r$ha_(tzVtY~Jcli|ZZNY)?Ooo@4NLQBV($ z#X;@7twXqiH^$8JHAiX=BHWJVFiaPNxnww$y#QGtGE&3_ZAAQp^AW|-96fH21|mH- zP)lo^lMolT0YT1E0AJne$3}9V@1pexSAK;b0rt52sY=L>1SO&D!TE%$o0>}>MnVge zM1*X*6p7`g2ZIdPN<-hjbd3sJuZD+eB%kY0{mbeme^1Sa$y4`*!cQLR{;j}>?@QZ~v`HM=`+|((QzY5C zr$M%|)bQ7?n_%JE1#c!9X-O-KI@qVn;`DI=1p{w4}J&%&#WC%u9)Z`O-LXT9}}FH9>6@GDd&CYGYkprO3EiZu?{` zWkQ&X;d|`=-0C|6M=W9#wnaUPhN@bBY1~OICxc5nX?+B9hL&0HbM}lopYe$F!j2}(*dXX>Q1Pzpy>Q4 z6?34GLAeL2wog8!9$A8lT*TQHfQZJF21lEPQ4IP!0Z?^KbVRMTWI=L}SZ1DD`78hB z?}zzE{Y%!Pue9Ry)~!`!0f?FCHBU*Zk0e~~*~svU{Px0$qeiBin=%_mk0W7EWMkeb z`AWZrqS75%C!~R_pkI-!^+v^usbsTNivQ7t$?y}x3rdBKN-$thDOcH$#*!+5ctCcA zD}(E+)n(e4vq0UJ-%jwKP8WWX_;5YinkuU*0s$3#7@ zDG+WLUx7|44(p&zQbQz@g9qpj)yR5ZG zNm{a( zi%$Haj&**6W%%LIrriP|QA1*ae*q3azQ`oq%h`O&2~Yi;L?kvq*D|<(4StywvqIdJ zk95%RYjGv$?^^HMio2F z!HIo@%|=6jjCIQA^h5e1(kmMjyGuTj!|-uP%RL-RhwPCy89)Pz#tyJ}%gm*}N1j6j zWlb%t!NGg*Z-N?6@d$NhhdPY#0e>FSKnMbB!w@TF;$V>v5 z8Cs(a<&_w{SD#Dp|!}LHP=5Z>E9ZguJ*B8^4_lWn6&1UXE`a-RP*modqi%SEaS z+UF7gk5A^0_hsANw41Z~(B?2m2}YWMNlaSQBp12FzV|Ezia^Y{6(;A}C8M%KF{i6= zZ$}h_BMh}K{z?M==J;2|yGpf?JB7!?G`ZP9b|_Xva7dx354C^;szx)cu7)U2s`xQmLh%-US4P{CkM=Ooa8s5zLcv>Leo2{#4$jrV zf89`gw&0e+F+%RF!H_p~r8=9t;V&&PbV3}ygz*lrAfcV3`{^GV$3Z!Vy5cIn`+6f| z29R(dghThfR}QP~O#cQtpd&QL;!LuFTayx~imyiAi{gxluSMUC9W$mhyl@(!O{Z(3 zu0^Mmx-d45j=t}9S$-!mjY$pHXmntCBTSrle1^7g!uzSb;=XgDl3{I)F zYF)@3)jqwD4rdeLXiJx&Ui84Ply|VQyD`DRwLt5KB!F00O>O72#vIZae@<4Sm3L%u z#bi7QFs`OZ8$jxTlb1~{b9|gN8=L7WSxn@k5)zw3B8DHEfmfavR8JbWV@zF)zv4<| z<{Wp7t4TJD3_NhZs28~HzwyyDL_mv( zVj~j9z#*P6Ac0Cn>4BM^#0^MI7_31b#)rwFbOPaYeWYe0!n|G zAmJ?Apw5)uO!aHs2~88D_uZX=8b|<_x5^Q9ZA{yteBzBmO9evE>_*dXW=ThvQ3fn? z1@$@}n3DF7=}EP(oiv3O`IkcrRq}%%P)ww|QJf3fI_{1AV%1QNq*~(ifLuWB3dUD%}9d3YZ<2;@tB2^uy%GfP=uI`2%#OzyuU{H#d!H8;nM{eL=O5cfM+o+K_{mT55kabllY~0v z{WHQwwH3I!=tVN6pgrqPF)rN`^3<42I77{)92;$_H9rp26($3bBupfL&^LKxrkY== zi=kaRW>4*p)vi{NUXnmeBf$`dEJ~BHc;TqS5qUao{Qlo4DnuizK!Tpb7fHC3hCE65 zRz+NmDv+GM{Gm8*Vr6=^pFmWX$c7O1d*oyDP8p-N0!{3mdj4)m3$Y5=(i5l{-b31h zhSJ^?C1zRVG^JR-H%l3q@JG$6LcCzu>-dub6ixz$Y{sb~l5FD_iNl0$hC+*ro8vjw zY;9PO(CFTev`&e0evxoe zar=V;^kMA~y~6c|x$aS)-<1p}63{6r2oQj6puG66S=49yPC~%QV*@ZAG=G zZwGhy2;95!sqpCFUPR`)7hvwi5m@Sj>@Qv#-%3rg6ceB{6GC6ps4Pli%0Nqw0=L=` z^6ZI++o+m1r%U&)%`w%hjUm%?UI*N;=|Zcj)IQXr%OOg$5%ZXaTR_#FX?7l_|KA6sG!4Y5{D@-$z;k9iN?NxYkPxS4xQ$gX9xt%imon40$98hiIZbTcF z#`@*;3%HqwoJl0~g+{!Z7grHfthJVy0y2Yssz!&c(lu9bSOOl6ztdNjI72j#%_V!C z`4?RuEKzW*hC&~_=$sgPVAjm#90R|yJx-9bi1nv5e{;o$33HlLtwNHO05Fh12>C?b z4r|H>(L#~Ad0p+1xg`7Mu)l(CnnX{BP~a7nuZD@zC(9Rw6GAPj+}6vmNbYacRuo^A za7=Z+vzDURU!K=`PN$?QQbmTIjGu=ulBV?ov=i%PE6OKvg4E%UxsGg#Y@Oe*+8VOGC_|5pHgg+$%{mQ`9rLw ztPqx1*=rE2DJ6nLOiq}mkKnej>J|ovg&q&~*iSH-wVXEi@7a0!@j53hrB9ipKPRUH zRfoA9ML5PI{ziO)gHk1(`#>UKcyb!Q89@V+;}0(Bu32rT|m-?(K)m`KXU$gU0D%f21inuB}tAWaLPbaheq%* zO+l%uak0|}kW_i{w8~343qo9i{LQ~_u$hni&!6{mlTP=pX4yAL@1>Ub<$uPRwn{Xx zq3??7GpHUl`BQ%1!A1(GXRE z=_@_t^@eBi1WYHfB0OjR6zU2+ld5S`Z%A00)67mFuiV&X(h4||$Vj-1BffIL0C=@9 z$k;K&y+|I1a^e+f0hy~S*M2>XKfmKiC{Eh2Hr^5t zUXopJLTN3Gi9^zwL~LbuI<4^i3$L=RXC<7v zn2MVt`!;+!K1n~W-BYP^s}g^EOMKFWQ$d)7KvEQ!7yUnxpKa#)aYe|kNPmevwMg)^ zYgqIv8AoQFm9o-U&^llMK?4z|i$hqpD|h}Og#?cx0U2a+pqYem$S zR@lW3sy@Nbll`h898E00DnUmTPhF1Z4au0vK}%S(WR%eAkU<8fHW(sOn?$#ZpPxos z-H#f?N_Hml8ccDQ2>`7X5O}_q?MXIZv`ssNg2FEPW8#wjYI$|m;ZD+!_vWyU7TXA| z8pAqIutCYF^B90qa3ER=K#4P%v_g=$`Xi^}tzJ8U1rx2A6ho4|a)Tp;;E)uchPte; z>Q8%zP1*Z}LgHa-^l8}4K}cS*8w*(u{WS$zpEa63>_VA^SZKnXSD#Rq(-t{I)JPG( za%r!mH~`f~bL_9+IzU0HX3K*smv@~@ANr%tcS4e*p;-p`809m&Cx3+fQbt&=LNwAO zC}J1}AvTi+AWJxdMJSf+4cOAPtadXnhf6q^MxBarH2TZ1B2==`Xio;G?>P`baMK?O zFYX0DS3w(xQ+|R1j{NL8FLST zNJp}zNK|zOMNtkUQi*Qd1+}V|%%FyZ%tUB+)%wE+=f9iS11(7u1$ESSgU$% zSrS)8rF%ASiBG7UB=QI@T<#3pLIhry8%gP~*X+Q;_2fDb%G?R{4Nh#aWY%OF#u>%w zc7+fMB};Fp=Jrh=U9uYfjoantC{OaOjys_dZ)okaIbk5-6;AxGJbk$s^dCC4zr%K? zVNQ^uuY5RX?v5P~@g$7uK}a)^kaR}6pze|{%(WQsnnP-oJ?ZSO+cK#IbdTddEIz0c5H%6Y)1I3RA)-0&@}@4 z>R{OoVnj~0<%}AqO+;F?MbxCi(@pl2KA+ONy@ye=@?;88%}ZCR_fDzV3yO@UR7v}) zUqia6Mzks5Xm|GwL_tT{HkW!(6OJ;tupr~I6-5Z3Uo$8>_>(TD9_mKfJx`E zkx01*TIhB{5VM#jw@c=p>C1NCtNk^;$4K7o3QZrQ`pOVlZ34P?IHcFFP(T2xHWvy; zgaR)8YWX@5jY&I=NbnKb=U691bC6mOTTT|RD4Yh}EWMkZ*r6qm%}Owdv$)gdv+>l{ zw$y&h=uJhdxj)ERs4kl)f$<&gI!|)8jOVpi-N2a)))+sGtVt8S49}NUm$u23MW$TC z6F~c=2i8^!R#W{YazJDDAVjc$+5}t<;(oM%7-<;>*GSrxDQ$y4QXb+@L(<22s7`r; zQSd@orDg(4TwXAU3{PQ|n5emd<4zU}ljEE_XGxlspK5!x7^DDX(4LW^R7zo!8NBE* zJ@$qlx#(f4c|tXzQ1%415DjZ2qK%}fL`~G62iQH&2uyDrYfdH{4neV~Qh||2*)Jx- zCG6}VqD_{Ftf4k(PMD4;-?-IxKSOnt%k-rT&8n$tO-8dCD@(1VKh!15Vo?pnKM-Gn z2TLKLuy4=;RSMre?)CB88$raPZP`4Ucw4iUdxhY$GegCJ9~f|!PWl*bJ8uq^U`ob@ zRX3gJKN4?Dz`m$rM?{&RrHXVZRV*K72dsy&EI`xI2_8TSZ#1SVJWnO2q*=hnUmmgz9yE`L-$ut)a2rS+4; zI+2TjTre2SY(~(4N^_mcEI&mBbTqdKRZOp$!*{%$@*}#u!fYhmW=kA{#}vnZZ}9s7 z`J#)ZZP+Es(2DVd zUQdgJtrOj1g?NPc`O7}@DL@FF!9@wkvzo0;l1+5ZaD}_c*aN#K~1QJ+w{d^=&ZVnRI&>bF-ys)_DJMO6*A?sAc5_~A3{2z4k*x8gQ*udC3TOo zJ5Feku?LdAa2?)xhcAS5PEG!S;#%Q=|2eB6EFjp?K1dt62;m%6<~_Rc%9#mcR81MO zyKjew6OvqjCq{1{g+;Nn%;P%kpG!?QikUZ$j!(;&w%Cy7+WHu2&_BoLfM2ql&~-jA&SR<_)G+?zWr~Jm9#%< z4cEK!4oQ)_p66ycTA_bu0ApPJ4Ni!!c5tlm$fiMZ*L@CqLQXJ{X^6W6lkZ|eB4t5^ zW5dQFUyCiN~5w>@~ieBkB)2SvH87h_Qr2funx z0Xw`rb4vS)pQ>Bv8CRU7?V=rsjzoBo&D~e9rH&XfB#L95RYXs(?$O6PuwNOaZm|JC z0YlNV^GI5u zm6UY7PGB_=wG4Q_3q)Frl};(bBB?EvsTmy4;7$sb`q7UIVs2xt{Z!+s+e%HbD~iY8 z*>bvu_vwE$jY89pb?hdr!u_t`zPJqi?iv zujlG>FGaqretn-pPp~*w#kZR(?@L0Nu+?h{2lVbs*mQ?m6HE4{4$*$8j$-FSSi4l* zzCdxm0CKOSvt#}_F#-5?Ek*ExAdb92os105jo?VU+eV|ZgP82L^M+}>2yk(wY)#>Y za)x=Fff#LM3bICa3rtLpxZRWk0s;p(QD^wEltUMhh7*T>t#OUj_w)v1Fh+Br2O%)R zA^9|_4A5qJUPh*jImYJzxp3r$VxP{EHb%juGAr%Belav0&o&U_*-spTOC$eA%+4+k zSgVb<3r^Ob&Nz`sTT1nHwG(t%s!lPQY;-K9jqtH>8s(#z)=Ke)w#i*r@HDH(!klpJ zutL|mS&SGP96%|$v40_OP*gjzT6Kb_UP6VF zrj_ELyVwSr8ue$ci%t}#wxteUOO}Laj0;7huR@BKesjqY{k?<$(l>pFkxnF&;x}sY z-$ohHGjmiu)IunSK%U}N82-cEd^n{Kl~2TqHyxb^^-P=K5-||9@Wd_d*c0d6(h#<58Je_D8y^ zHAptT`oa*M7|`CJWJMV6m_dq>yz^}&Nt9vsMP%_Qu1FM_Km1CTPD+S`Hy-?sKu$S? zMAWc-#Td3z^L)~NqCotkw-ua4uS8;OG$+^;+Dqe+A;lLD9)gZ~FA|ys{YLPR!hC9D z(Kc3i^A(C3N=gHjvvn=cyNktz*$qd6;7K~3v)D~v)&mXr#1ttL4@OPBf=3Zt$K;`- zliD#PqeWev75#K;3PL#WX277I%T0s5Da=^z#qqJ@Gj#^efKi7&uL`&ws zpHw9OaZt4tLXG9mM*EYhXJ_kS<>+xwcqEB72Q)ta~V*b|V z=0F+r)K15gMk}8VHJv4q_=B_!n?km&j6<-7m+hP$Wgf7gDn_oo>nqiba4U~62h6dJ zT}5V~++yF?Giet|x$rq@9feN8Enz_5eC+2n4=nqbdOAwoWnwjt(E`vEUiD58a(%0tni%HId{ z2Z#gMYxKC6bxK{FNhnSJIjw3Y)V{|sct`D~fO#bXah`@E-h#_%9)-EsO2uIannh5|FRyG4eoo2*d+g^ot*<~w6b zno2T@w*EAqis%1y>s6!++d)9K%I@WMDSu^ZCu>pYB}2lpR{irQRs^Y6TpjUaS49$l zXj(914b!QGiW=$tzfMG+9Jn!F`}KCf)=jgazf7Hq1&zc4B?$;IGD#-*twr066g*@3 z$@ov25 z0!tpWBAO%gnBm5YezHI=i%eXw(VKS=TGWT##c_h%U`!9S=+iY46XSclH#qDF1kZcF&L(l`P#3iDl%8r7Z@{7Lt{a1XB?x|S5nZEu_G z8c(;GCDjD~jH`f@x*9nyoKKjO-_JUM+JcQ9q<58>7e?-%6XbpJ6xc&kV^=wL;Yazg zG76c#p0w60>l0DoZAwzFnbK+b^xj+HkjKx)KT1T2qxR{Rrj74PQ65TdZbKM_-q!{R zw5q%maz}YfcudQwWZVqcWJ?(w3?FlA8cj&E`NN?U}jqm1f~(F(&4de??NQB4?D?)Vb4W0_zVZdS zgdYtH6{R=!a7X{P@u+m>EXS)P4yXSWgh+IP0O$D_2D>GX>V&>*S5BOSb7x4-r21kZ zaZc5A@kle7tREv%qC)Zw&koM5v_ovJT$GQ*{dq#{nxO)EZ$=`t)DPWdfM(2_7yVremh9)>rZFDWrK#l?ru%IIkS5tfI^Rh1%7*BxDhk?K8>_Mzf20M zE9TlmW0Pd2B0Ta*R86U!2M#LBu(p-d7*eMvu|`da46u6bxKlW{3o)(7NlBfeb&)3L zW?>AATp#W&+e@yihXrt!{TM6HIS_V@|3o~sjm(2$&8jw2;qI*JnoR+UR2|$65Ip`X zBd0)5bxh5(i=3{C5L`Eavo52*} zen+pdQ-^x|ecNK>viO+Gl0&GI3$&4iAiYWDdewj9phfnT0NXI6VySpV>lF*>)kUhS z{ETlV9pKFs={>StdO=RBMz8iPpP+*T(dRll(oQ(Ldw@+?iafN)N|elj$wiikTv=4< zdj*wzCo_&uZcK-ooJ3B#M3zLdW~24JtUwW@d~(sw)7xbQ&>ZoiCen#S>F%TR26qA*_qhu9nqeI=Q zoFr7<9HkFk5!PN-LQS%(3bD_drg*(B*gyeJ{7ECAXmrCB=vXw=-z>S%kxt3iOJ)&66DlbA@7tS_V7Ku;ftmo6{lJny#; zf-khnAW6}bze9AitX3N7Il>Z8zfFm*pT~y+10uFiE@np#FF+2yQH@+p));>P@4<+c zBTE^q5j?w^LY#g)THIH5rA;`SXjKg<5sdR7M2z6UrB8LP&H&;veI82Xl@Z+BBTg}@ zZyiaqVEFHTPea}cK|px7DDRmSPZG?BC^M)v+CWN`P1{@OkQc656zqQrab_9gF*(F|EN#6lWhiX zknUIP5lq^@hl2H&)o!aUfzN7%bomry;-$6Ku@=L&-iuY@43G|k4Tl>Gp z$3%*fl%ZvVYDLaP6_69Z+eO2*KEKEIJ-0#ZnImqH(m?Hu%A(N(KtRoX$Drvc=|Y6M zGp7iYeo& zR+oQ&!cIk_h|Ox>wZ=y_>z;<$&_S1>ko42zb5(5m`BlAe>Oe1m)bmv+lo94ZtMJA~ z-9-$KSSog}l^Y_|(FcU!JXz& zjYMde3bKvCzt*FVXw2Y=LO=kA#5m6NYVN+^tv=ES+ecT4?0S7sJUSk(tmtr+kxCq% zW){<+s*Omwd2%hdct(4SaQt-()|*Zy^JmK3v`sLL&Z1lF0kDV^^BsUNQcGWozT(O1 z@}~JH4|jRZM@&AfTn9#7NNi9$^cY73yiN{;+&^UjY%2hBn4wI`xcXd2b`SxlK=}rQ9?!#iV0+pXj{2JwtJ~T1L~N zx`}&1DHEzHe@Ez_F%{K3^kqURbcp%E+e$o+W8YsGDE}$!+i)~$3{8BmkcqFR;yml& zNl(zQMoos3z=vn({e?W)*4lTLmW2o1 z`9L0%UWi#WOJ)`sw%rFKut86{;hWq`J;Iz+p&a~J#zAa?{`Xl1JJ#3rc7x>2T1Vug zxBo!x6IRCN;571?H$rf}P@4_hHGa3t6B`n2MnhVK2KJH=$k%7V64iGfaX{3&QX0m+ zge3F#<`PS2_eyZDxrd+LLPduG@;8}3E=T{YLhreTQduQGiO{A-bU-nK#QG(3{*8h^ zbn7OefkEGpevAy(ydiw2)8f^X=|O{$!&aY(MPr(j4wwKa2TgIJFjj%*i^er9=(vy+ zcS8H0$8J+-)|1NH|BV<&IYvpLUFUQRk~KV|1mnHxdqs_}p0O(!H+v3V{lhH@e?a=A zX3lVoT|Ws0zxAvP^G=Pi=$Wy?R;>Ec@=I|nYfg%ynr?r1D+a0Moxm~*0!P)8#K1zr z!b{2o-j{C+BuTS}mVa7x%tW>FraYSYTu4ZOFuvNHCP>i3Gbq;qZb8nSoC*wL52-hK z8!QHF^F}wFslZqAB!eQ|UQ>k>)L|EctTcz0(Sff+R>7Z?|-tK zz(Hu8205(X6{Okcy96l>Mnb=@ovXlFld-jymLwSJ7){EJbT0!ZQ`VU}&P8Zjb45ph zI58%t%CyGUe#zEwH%uLd@P6k#|Z210(Y%W;RpwopglvP2+-{zX}*nB;NTqZ#;6 z<3A97E=NAJ-4invN0uJu#%86XuT2evbz}lSFU{)s&reI4sX~vT;)r}|P$WyL3K0^t zoJI(auHBt9_vs_cHFvWJkwZzUD%pd2$Zf@6>5$wZuR%$Zl}Wv!t=E1%TCO#f8b+|b z7dXb;9hRSSC!M5SOHNCtto47CC;|@66uT4V%}KzC#4#7*0%?+DL#YG*+)3J{3}HNb z_e^HXIddI(O;1_4#?HklWZ}a?D1IiUwojL?W>D$hn;>q7Rlk%J)K2lZ|GMCGX(E2~ zDGEd$en#tq(&}qt_kz{NN$Erga7y5xJDzC-;OSwn#eMD%hfl|`I@9$f4qkkRo96gU zEKC-;40YL$fp*6O~Tc~ih zdXZen-A0nE+o_AA^n~BExZ6Iu5kc3UmCji%qnI1Kv{TgHQ#K&P>{Yc8Hn)QdW$_KDx*%?YS;7y>0?a)BOWUFn<$GveAwMLV% zMdw)a@MSWjJ1;6i3QBR12>rLwJAO+5{XlJnWJ$u42F4q7!Bsq_6=kA$ZBON&^}WBj zsuDt@m$1&#s71lH%m{?>^V?Yi%nBRc&r0E$;XsFSFsqS5v3LwNXGk}eh+zqJ5y#R# z1bgD+R!RZ7KX43_$XS&Zjnx5$FHS$B9gM{<5!0eRdq|gD%|Vf*?zEFhU?g}Fm(k97 zLrcYyJ_XdR4*NVpwEgk%{6hS**Gd}NWlgM11WD7(okMk&L>yOmxtaJxe{T8fltsOP z;#ZMC$;vVw%h+ZekU%@x6W+Mt^-Xq*Z0>3X zf&+(WsAzywEJF^mZE-9t$`XV!<1*LUI6&jRHeow`@RTHK#nCA{+Cx{NEt)sgs?S+% za00v;gh@f6VK-TGJ7`^iJ=(y1ok@DA+d-(3x1PQU1FiCKfXCQIe!$w~}*~^1WctwPiQX@hRtik}C$;W-YPfhNE|LU`_ z9yw){^DH&Vica8w<#<`10;(q2`?X%ZYle%@Ne;FX zQA-@Cj%X)dV!vugX5v*ruT27gIn>i$q;;^>XW?q&Wk3+70pRw?7c(x=rEwdlHbpt1 z)-jFyKHU}F{b7M_2t_M|f$>9!CgW)L>|p9qzDbX}g+><|hm}L<2qRI7{zXoL_A=)F z6K=W`ePyG{gF&r}faHHrHVtc?%k8%DXI;%CxuRpiD}WJRw9`5SSy} z=#feG?@3{haiw3%u+X|Lz4IGX|-TAWiO)>ckQxy7fC2{%J*&ZA_MyrQouhqK%aDRe%Apu}Ha{ zkc+gL%?Mli)?zkaS50BKR$YgOi_h>kMUx>FJwcO*R@H`1m1*D;9)%{C(oB1)Tjdz& zs;$Wrvl-{V1x0+U(bM=y-F*o>)ZO?0l$4ZcU)2yTvR9I9WA{3W+Q7SF8YLS+wU8`iN{O)HqvlvZ1-~VsNVB}Q<|@uby}w_Z4X@w$<6 zgZ}6OJi^*_d*$WB+5`=Te#guFLVZ&1-thqz7YD6cc1tfWpcEWxfyEPmn|Qz8dVhKBi^0Rmjt?L+0RFMeE}q9DkBMf1*X3rP)mE zlvDIKc?NoFPCevS=VNay8^f<#VhCRi%C(p89(OLfxGfUyxhjk?U=N#)r45L*W+It>;iutaK35d{G`{l;x zbqFo@w;zHZprhiO9yUhb{itb6e6fWUhS-#LWw=K+!Dsc_rEh`|>7+4ReUUmFhIh>^ zzA}EqR(Z?2hust^zsJStHXQAJed-c1@nGTv?-+~eX1(yCRi}?)BagqIy|ADQv$f*U zuO|~5iQCG_6UMIFr1m)eWzUrNwup|*QF*rL*<{<6vQ-wQug7*z968_A z(fu(t`LGuDL3;O%_z^>qJ}p+Hjy;`23+9I?FZ({I@^#M&EB&gJhk>&jl>Db(t}8dZ ziHWWG2=1cKv%L|u-92rlxAmrEgn4FFmi605x&N$eK-$KnRjW;~xKTO!X7s&AwhB^l zcS{Mp=T>rCo7v#;&)!=h3fOBM19F@f`c$Y)c)Ao-pQ^cY(s=u#y`kq;4+;0fJ+I0( za{QT7VKDaoghQ)~kjnWNyV@Tr7OpS#3wb$)j7mDg-tfU%L*-3#qOsqHow&QFHZR+{ zg}i{WdFcVvO*@Qssz=f+mBTI(yFSrc+Es~mk-j06;?iVt6w9c~Py_d?LVn*Gn>VLb zFC19bu7SqH9NMx}PV=@m!O-S{z1>X9cj@a>rp42JOKAsG@7yWE`N!`9|CF6ZaA4c> zyKbgAmP?}czIEP^s8V3>3w!iq1g5p$y)K#hv&BVE8DLwG~e(d9|wWo)A z?z@Rg*iqp8Jo%#1tJza?66rCvD^l}rgq-V)4zwH8g1NW>cRNShk<@+gV$y|ELCae2 zB34Ij%JhBqV#ukWFSj&C+u;%`JNC^!zC@2!c}*LA8-YfgoG>V~;H}fVP6e#eD%=Fz8J=#|GDoO>M-2Zf(M*Yf)DSIo(y zt|?QAJ4!4HoaQMhY$x1K?Ccoo_E_^~PJZT`{0w47UiYcMQF(Jcijwk~6a!*b(zr98 z8x90fT$I%lw^Snvw(gj1;WQ;T!g!r|&ZKVC$%E%}x`rps^Br;S%~k7iOG@|+?1E53 zllz(%3llZ9iS(LQr#xgBEd9dcMLyS;U^;i_TgZKRy>s82n=@2e9uVV8DYdoF!_jQ3 zZ7-$sFUfDx119h>ll`z`J)7qHZwEW?z{y zTpg#Kv_9O`G9N$FWCAiG-NO zYF9)YEKFpKEVHi4C4W35e=~M6JG$I!g}l|J0!nIBnW6RfNsWx-={vw0BF}!Csa6Gp zjWa;}x`@mrrVERS?HjQs%PyVmVW~`_EM1Y z!#ihfj3a`g<=8O`GZJC1E)M@->w9qB$K;_GNuABg!)aQli8@=gsPgqD=6mPn>Ky<6 z#qwx;Qdo5B{hlC4x5Fd$qY*u+pf3W^1t8^;6YL^1Hgp;~o-+rDvUBjh#L7ZH~?Q{q(n}fT|A;@2Z=F zUnuCq_PQIOmu){DeLARP&j-Jd`tUqc^plhu$uArKIYZ`gSL( zZE;D<#3WW|=Wn7e_F1#(N^|RGB$8BZsqINej@~wBPsXZ|ENj0VcW?AwPt%_1%)CJH zs7Jo4c|&|ZDf^v=e$CH1H$}qh$aREpT0!U6C2z03atp&8sahMSzR<&5`OdxBF`3mQ zpI!L1&b>WTjFQlyseuoP>bv)cnn$V|9NSTI^0?j_bV|;X{D#77IrcfXK3^Onhum5c zm;e0Z_gH%IhB)OtFVRE8&5!p!_3U)?a$j`0>m4qxEdR#AbC#dqlxoSBHFa7$6`w7U z^Z)iZ?MVvVz}%PQxVvVK(y*z9qo=-r$9cqBZB02_V39xfHKl~s{DV}Em=|-^;ravj zv6m7kB|+ba>}p z(ms9vk|t(x`KWH=L6tffGE(>aR;;z#PUG3VuI2SNPdu}d|LIQD-r-VxopIrW-Nv`I zhBq%+~1l&eVprdzsZhsTfhGI+`)5+~=4?JX3!|}%-5a`0`_nYk+H?zwua#-R zmqrtr_m*$AnFS~Ovjt_f-i(#&2I-+k{rvU}T}8mn7h4JV|kJ8p=Wh0DyEn)V~` zyw~PRe6mB8jkR21+{vs~61q7zoEU6*96h*3cld+QI?rXb1{vpWA3=`_53XN3a>}uW zuti%=XW=Y6Dydg5yKN|Y@?rDr<`Y!no^t%XLGCwZ*vYb;Bm5Is-^qFkfBHP0Sm&(m>q?yOVM}1XNF2Zk( z%RClqesFhh`?V$YRlbPBQH`ez29bhY!@qs$S=4|zwAr$7&guwFFN2%AH?N9Bryh8d z{K3F?U5MR3EmWm^487#>9VOeIlPhvUi}&QMB-SQeENWcWX?r1Jn%+(mePq-2tSvLF zQz}WVOA6&i^`IOQUtBv|b#HCpt~pgY;G3h0Q^7rOCs-V0Xq9d-QJp@$1>XyA4}h*Wv7wMxG5$$F~(O z>Q&iadkD=+H{5>Jc!lZ(D&^+p`Ak&z-c3784Iiw0yYbZ%r}Npku2iG#OCQ#+nYMCL zgOYxRr9D!c?f(^n9JrQR){j1G|#lJ{L(;rXN7-_xy%9JC~9YfCG&Qy@9T$f$VHtM~{wA4Rf z>t1wtPl?m(-nVaGtHy)-<%uWTLzj?;DzHOFe~C_*Kte^vpllv^yHH0nTSD8T2(WmC zYW;U>rd%cWj5LYwux*P^yLJ1<#%j$&$M52`LM+|mPhNY^!hCKUlB;f5VQurQ;&iu8 z!?I$n@Tir_FBYKWvNRuPfB!Zpv2x>@;r7aivI7&T+vlr}#Ew71cy^dc(9a+8dP`!# z(*n7S>X)M$i1W4;U)y(n>e|EiR#t}BrP@9^vb{ECVT$sTTKQKe73W&Mi*O64TapjX zi=B)~Pd35E99>?O;dj{k!RZX7Z{1Er~T{oZ55IK_@*9oVca73+z4F*`~N#*Vvps=z9s zOl!l=_P`e{=VsN-TH%H1+WWdGYWJ(#Cua~-Ri5u71((}T>s)&ILN%kJmY5wyx|Mku z6YThM{b?lAX;RTDe8{%YY{o*0a-jD4t|XW%t9VTE(bzMR(!Unw^pm}{MpR({*uTKR~9{n_u+M{Khql}%Wd*nDH_ z&!*9lLCK%2_UD%E@>;tZzv|hRJBCXTHYQ1kT^55Aqf~8PX77rwv{@FJ7EuvVS5vZ3 z^UZVfvFN%;T2esr;%yI%zvHi!W9KIxHgWB(-_ux|zT&b=gRMq#RLb?s%@%Ji?DVKKvcs>9 z$i;qHe`4>g#JCLi+WXj!c>C3@a@|4uD;_r45HF!Lt1<)qevA%|O&MpMV(np_UJAYt zGgfM@)>wVir=|nhoNuA-thcr_bPr3pOgED>Y4>ogI?v~}FG0|_(ghYqBggYwQyjK! zRcw!{^Y%`B?ADFNB{iDco#QX;h!6ZmXv&EXEWYOT>EZ?3L9X`AR-f`zZ_hVND`{D+#&34e?wtAdx?A?&sd%omJ8K~!RD=S{Uyq!F#*L(x&V4-#6_UEjQM#Y{>icHkU zc^>%WV{ub{J_KTppaVr>-i*(ROz(`I+;j*MLNgT;d(;x3L2(ywqnm%XA zf;W0QbAs@ZIt7G=D3xJe8poLp3w5pr z)R4dC+NSfCez~TX)gwlH%#EHoWV8QHt98YMZ`vE!S4Mx@)iT%eK7yX17+7g_?cMX% z+xzuzYgnBw!v@?iaD1EW6TSAwiYLgLoz4-rj@^nXf8ar6e%xwPxwTEnwOPUUl(&B4 z>xdaBje~kKXftcF&dzSLv8di;vu@9_vZq>}k1iv;Fq=1o<4p=n>F>|)tdjGaUuJRk zFdlX=5EuQ3QQ>v}0JCcu3DvMw@$|m!&#P=p+GfpjdvA@{A8h7b$hHg{dlhr>=qR-P ziJ~hvhF*@+aGpA1b)+sbEPQIx;J3%V7TuZd7@IK+9}v03;w^K}6_@(U(=NRnWR2c; zqL?^7@E?M+e4tw3SxdPx^EF$>KPjlpWvv`!WrJ0yj8S%Uy{PeRWzAq^;BR*y4qb3G z$;@%-8trQv=Dk9xY&KUtQuuP}y1Cah-xG7JU#4YOJ$Y|$LLFWj9ajuToJedPcP{wS zmD()AqO)V#Y_=aCnmi@>-sJOpZ&i=Fc7gcrz@gdKG!qkJBAz#CEtzL!m{Ifb;|#qQ z_pag>xLw_Vci(%l=|GJ4toOtOrDNN3kau$jCpT#+JXM?ey<6w18TR}BqUkd%2(wi0y(c z?(M^D9CkkNda8D(*eCqlw*~&+ZBL=KC_5^T ztu9>|ot3pYVIIo-yy}jfczO*bC_#7Q2joKSB7=fPyjSX|HRItSO&eSZ<3H9uvZ~+d z;`2CpbK~Sg%X9DE)JHzad_6O{p}u8dJMvLUMH1p@bzb$BjPl6!LzEH$l zUNOVb{ecQmea*u>Q2wD~K|<`kD&K0KiMGw^nA z4JyXxdUMQ1(!J_z#a#y?zp4xi$eIJr8&+oqCD8{+kf zHqXd~?nUDWW3If>evbSWyFPg4odQ$KhpSC4hyTP4D>EF@iHcZ~_IalK?5G%0Lg!&FZ{4V>kQ2sAqVqN!iA;m0r!*?>_QO z?;P`AmYGpg9hanTb5X0fmT|}P70O{>&cr7jX}YiDJT#w%jwMybPP7^i|GqR1duN`< z(@(_0-51T>(zWvIElob(CQ#5BM}4AGteH()yA;B=FAlOkeso;=$Gr#2VEe98&gHdX zJIfMYH(wv>v+Tloi<>H{*b~{dsjuow9}bSko}4oGo@HQCyv~*G(CYhvXjBxn4L>i^ zcHQ7szam1T1M1bNWBBs;b;Ba}U=W|sZ_}34Wufk*z9{bwIltoe&l5{lPmRZ|J3WP^ z{i=6ec8sfP>-A#7i(?~y;?<)xT%0uIaxTRYdn>x%W#Ll)xgOf${V5IPEsBV7)^q42TaG#O z29|itRM#+tv~Q$ZAaP&RgV$fj#u%F;?Hu7*!6P76!eqj-REr;v+f@u zuHNaZx+W!P_gQ)4XI*(I$e*YG`Tpp8#ET4rALRY3V79yBLwy@wR*tGz=^HlGHwS+v zdqm);%B8oO47Lr~yV%#3x;;L9)|MT{IYH0V*6zJyHFm3etI}A@9cgIb{5#xnLss^j&vlsyrepZn{HB06XABwf3ddvnvo4d$9}l ztjj%qJZ(vW|AAiY+(PxNe^>z?RWrA~9b@~1S0*S&G_kN zAE}325)TdgfY#kQ%d}N_PUsVTtFev;sW!}-536=N%s=eMl6#_mdmFJOu`n~?F;;%5 zC+)~$c{EC6+ryg=t&>fHXQS{&a1`QVT4!^2UhTSLFN@KWUHq(V3Z09Vbe}>gsw>>F zCb;0AmX31zTKPEUd;Y8iKIiCIzY~Y|^mM+P_fnC1;6er!vuoeOpl?5)nw`&T$wz#^ z*#3%*4@t#FZMPar{B^syh;S%N^#CEzYkI<&dF?9~47HjbxBjhMTX&NED}95suL;E7 z-EG-el?`PU#<2aNyK|7MBS#r|ugRD>>{r~Xy zi^_r@t@jd#2NA-;2-TJ4%in$KIDEVNAg(J;1Ai&%)~B^|AIBtk+s~-m)@s{Z5PPpD zRbI!^TqmGw#xZPT0)5)8dP^IH*36`nsvU$uJ4)QMg3Zkh;ty0+PLv~VDSkB3{4>Gl zJDPr9sbeu|R=%8V$HYqJl8p2BO*OL+qx1Y#ra7K8Be(BMa}2|xhNPX`mw07|L(R&- zilutvY_``p@4YZ0E1vp_7@bsg6K7Y}T4twZJlJF7s;(&$uvp@5w>=~0Ojh$CC{mYB zxkkDa1OGXrt*VmL(2O~+Xn@o#9mCR z~WlcKC}b6_(a-RTer@S^}51w$}BylHH} z{{SX+12vFLck`qLQz>q1$s4Sw-e64pm}ELkBm=GkmnjQAM^{&m#q`hQ{h1LyqIKPUmC*;jsdh`cwc`y)tAa(!@14F96}guZ-8Vy6?E6d z!BMZTt{;o7!_Q_3BO>}ysC1YUi^_x}{TM7ZlT2f7v2^N*#rW}UPWY7xq znEq{R;!-?VR6fOcqBmw`&sWeC^jON?B)4NakO9#Vky7b>g~5D)h7X3x0rMgc8_KZ> zefD4!Oc|yE8_oGW1~wKp4mKV(0X7jf2{2;{VE;6jDr`DPnE`{t)L`ncnJ^8QCTtdL zHf#=TE~u#mn+MZ|>A-ZsyBfHy1*2i_*Y@Gt_*8vJboBZ9weVI-IxY$?nh<^XeqIl-J^%U~{` z)NXZ0u>S#uiVx>Xn5jjuFC898WwIb$G=tAJ(AA#}r!qYJD3DTt z1Sdy~j`3^@bC@YtsC5E?ShDz4%+w8Z7pTL{VQ^D#Dw#rMf;YG+7)mM_RhlP_N-;Oo z*I%Tgzfi|;fun(e$$SG7!$qcgA|;?ITp_R}`%=wCWWZEUD2GoQ&j2QcOb1#$0D0j; z0G^%zpQ*baC4_?$>WUZBFTfv8C%aSWX6ihnMFI?g@;Ds>;GlQ7KiAlpsnhsIhGW3g z;SSz@L3U&&8({KdKvHa`&SnNs)#2(4{P`lq z5)}f0sPS<3FQmR?f4%_XNmgK@^rr#|rGichi=ZQu%wU0um`dqi3IP>eUnZc$(+@xj znsf!Ucx(~X4*;Csw9p_yiXqxKk?ij;rD0tT4PK*;G|mJsL`xn1yN2y(48H*OpSB6O zz-yCRU%=ttHHW18dHAsYv^l^gUUQuKqOEadjbokqw^e8+(~rr5lNl8FGBT3^bOH>n zkZcO1F_^{Xj|Y*;Vv)V5HZ&-SYj)g%eOX>CJy1xO^CrO5=Ns{A0rEiJsYpM1fG>ju z3>%HkrZS-s?3X zib3LO?%$1(JB{r{1+(LCq^Dmj+`3|DtT+V!j4zOmK-yxaF0LoqyaZ7h<);c{gr6W7 zFMdKFyZ9-hpatqH?r!{sAH3y)m?mk7@d81o!+9lTWC&-%6LXft=g;3*AMQNMM<(L$ z=(0lktRdeZuy_^`xH>$`Ch79@l_mK@{ufxu@qI16Qvj+OQmf>h%)e1HNLf{AnnI6KT33(i#zSL3!(uQ#KOHMfBw-f~Y0qVwcr9d5s zgdk@?8VE`tII>H%36vWmLe5=7XZ+zAG&Ace8Gw#sj%6F1@o*XnM@`-WOQBtfO{rus6 zo`O<*9@taqR5A+~e`#F?ssJ2#3fQq>KvM)yPJ~lUq*v}^FSPmz5EA{q9Kr4lZ{fi! zC=Cyn(-P`#i$z&E;cZZSg|erz0_bdkT@YXt8xdf!2O11XZ$M-$+#rK5>?wmuTfku{ zEXVU^w#y;(lPy{~57t2K2K;Hz;*=iv(`I;k@ zqJh3_B!Oh}TtL1_67RNwfozn3h=cW?C(SDWZ2Uq>1Gd+pT>waE!L|aFBq<^WhC;-} z)ZM>tk;=y=Y2`$ULjR5kw~%xqqDxr*IP#^uE>reaa?gjLY=YsIoS9}suRDf5C z=dJe*FwfXPo{4A?0dPs_monNYdnBAfg^t<;n-iR27FoRj>*&XzfK6E*&w**@Am$2$ zw2eI$%@;uC?CS~$xbb@|EGTwND&KV$+Sj0g`nq&KF9FZ+4tOH}?8%P_&7J&l9uS9+ zvobIYncNo0^Wlvl(}=3Rxu)Z(sZ3yR$`hFPv_PjkRieTbYK_+ z`;G%MWdJ31;}Ozj`U8FCF~x;TT%epX;9*dOH!lW;BRNLg+InpM?yT6kt{`2PLH87( zw1W;b1+@4=1_I;$4nIRFzm>bevO1EJdxSN&7VxsWe4{OA)xUmLnzex zUyq<}0E07tz%=qS!HJjf-;TtK*(d0HN1D5=`vb9-nI{7n2we&t9OLoWfnbF&JiM8H z;H-fKoMt+iKbgp6#Q!63Jm@}dOrc4b?}m9nivI_^`4g=YWe-oQKySpficRwc6NRs& zW^wBOD+3km5BXZ$d6?fx;n`Odp@?GXa;owM(9RD;SctI6RF8W)Y^ulP1YvNGyUoQS z9qwjaGWZM*7WcE9ke)+4$2_Pf*a|e#ffxKmJ;az zMazI#2hnJiFQ~mEx4>aA=)uFJgwsgI#&BZ;xS=Cr4E-O8b#M%zYQyyx!X2poa1i%k z1UE1=(bot6!R;Iz2abB+MFWV%JN!QkTM*V4K_~)Or9?s&xW|NQzMSwQHwM|4s`i`c z1Ze>gQdR^!cdsw#La_MZ`k8$hT<<_~9l)a?w5;YYo%_}o1C^0Rx8J}7KDvH0rBUiP zFo930-%M$gBx4i!WF&LAG$f)Hq#i8|AQIf*h5lp#7=CW(%WvZppyT7da0#K+mH-fN z#6)8R1pchx7+EZup+7{BJ14vsE4~BBV@p3#3&ITGJ7-*#5Q;wF9`pCp@V|&!klwIx zBt!pg_8kJq9JL_5IpIi#{+sLDug7}2rj?KS`S>PHY$ijGdD7z#%LIum4g567DB(fe%-R za6hF6q-w`^!~_dk0SknvikIS)ko>p)ufe>>NIb|ozVzm!O1L_bt{ zN#ewX&yA%M?~9p`P8sBg6aTjX6(Ws^6aU-j3K63GKg5aub;t#upz#02iT`03hA=6~ zcX8r>8Kfae7)lW*{vQn8kR<-^gExdaA&&g-<2Zzf3SK3s|0iQRB)IN|hclSy_5oLn_%igb<3=EId}90ni9d@S z;Q->3_`?7aVc8R1i}GctzXio_14yI^-v5U9k-zJ*^!O1eeHD!j>D%7@-xWS0aCxDC z578Y>@xTzSb0v93%M}or0!Bo(Rr}qtkzwyh8UoRce`p(tLyUKT1`MlEyod-8DFevc zhZhMD;cHocdEEX;dSSe>g5VKhg%{83mnVXd5$TdE8&6~j84=-3zi{{mu)=60op5Q0 zc!#iTLBxpYunE#74`T&wNI#JMJ$T6-I3O6D0Lp>ITNLHr1dNEDDag!O+2HZG3ItwH z6e&oNfF7?OS_j{)OFWMI;7T9+nwB5aW%UgY2g?l=5!NeFr~^4<(nCcg zHA=R?5fIuS_<@5rk!wTT?7#&*5FR`Od{_&&-OJ;_jHDgFU45AcbRA43dS`0b>?2mlCrB!Ka1@POeN9!$>tFJw9w9SA%}Gsy1X zD}O~#GMz;QaCoqhWPj);9)2!#V?$pi=nWVFPM?6S1+Ti?|B09AhrIOOa<7RI8Zi%l zI>nPFeoahug~J`_?j`7%1|E@d;8&4tAb6!^7>SAE4N(Go{lR`M%};DFDs3MG7=Xgi zGhKQm+3*P(kpbZt@y0v@SX41^YDRTKv_U!Of$qH#VI8NuY`CDJGC+chH^KkHljcFD zbA3=TfS`ilM+>}(0PLqW4h5M6u;nR6$F}IDLKwLA2YR59kev>n0o-r-pilX9fS;iV z1e^CEA1BF{_wBwS(!>=Y;9Rmqb#;Mm-Uwdo>P}<0GT5&C?R;HoFt}Zb#sXJ6ndpIw zrRaKK`2&Gwi3SAffg+0ygwk}OIy%thO6(ADF%;)73I*=Q@bZJ}fIFNxlLDLU>kkUS zb^PIiJEk}{Oo5xG;G&Uz3@;Cf6pC2S?8r><&bqMJP!d>}fjhVYSUTVXLPZh6P$YAp z8+4fgTNiX%v@B7it{vIKhf2}0MWRHKxl@iHS*oR;EyGyyMo_w)kudk(0KdPHm zCvTH#?s+x%!ZNVA=N6VhUnEo*d=Td=2CHXe`ctVY%qcG$D5$6mkVcC$9C-F(h@!r% z+%*prgPuwK6_*VVAS?qOiLv8(OroPr-EXu}>e%sW$cBnrSO#Dd#Cr~u&5#PNcoO3l z$*C?)AC!e2RjGAk1jlRQFX3@+9}$C>ioWoCAb8w5GQ;B(|2ufx%TdJOMG)$O2Y|<` zBP%>^aT(xAXaVG)i;7(S^~pn}Y5`PSHc+6X40t3Q3*Ia!xVcgc+|j~MH)jH2gC0$B zp_8b~LyC7myE&un9q=SuHyeb5qniW58I5vVhIhm%F4i@mL1td6p;r4{E8rsqF_55! z;Aaka6PdHcK|1Z`i5L2Fm|q$qVB;*^&Wmf%*L0p&>&64*EvgY?c- zXN`17PGE zU$@uI2aQ1w96TZ>NVuA891*G^15+d>84zYChHvumgdVAr3{+e;T%e>3cqAC`+wGT= zLs8!R+mR(a^?qve&0F7Lg`Tzg` literal 0 HcmV?d00001 diff --git a/projects/eval_fixed_ja/ise91/eval_fixed_ja.lso b/projects/eval_fixed_ja/ise91/eval_fixed_ja.lso new file mode 100644 index 0000000..22de730 --- /dev/null +++ b/projects/eval_fixed_ja/ise91/eval_fixed_ja.lso @@ -0,0 +1 @@ +work diff --git a/projects/eval_fixed_ja/ise91/eval_fixed_ja.prj b/projects/eval_fixed_ja/ise91/eval_fixed_ja.prj new file mode 100644 index 0000000..69fed8c --- /dev/null +++ b/projects/eval_fixed_ja/ise91/eval_fixed_ja.prj @@ -0,0 +1,2 @@ +vhdl ieee_proposed "C:/Programme/Xilinx9/vhdl/src/ieee_proposed/fixed_pkg_c.vhd" +vhdl work "../src/eval_fixed_ja_syn.vhd" diff --git a/projects/eval_fixed_ja/ise91/eval_fixed_ja.xst b/projects/eval_fixed_ja/ise91/eval_fixed_ja.xst new file mode 100644 index 0000000..1cd1a6d --- /dev/null +++ b/projects/eval_fixed_ja/ise91/eval_fixed_ja.xst @@ -0,0 +1,59 @@ +set -tmpdir "./xst/projnav.tmp" +set -xsthdpdir "./xst" +run +-ifn eval_fixed_ja.prj +-ifmt mixed +-ofn eval_fixed_ja +-ofmt NGC +-p xc4vsx35-10-ff668 +-top eval_fixed_ja +-opt_mode Speed +-opt_level 1 +-power NO +-iuc NO +-lso eval_fixed_ja.lso +-keep_hierarchy NO +-rtlview Yes +-glob_opt AllClockNets +-read_cores YES +-write_timing_constraints NO +-cross_clock_analysis NO +-hierarchy_separator / +-bus_delimiter <> +-case maintain +-slice_utilization_ratio 100 +-bram_utilization_ratio 100 +-dsp_utilization_ratio 100 +-verilog2001 YES +-fsm_extract YES -fsm_encoding Auto +-safe_implementation No +-fsm_style lut +-ram_extract Yes +-ram_style Auto +-rom_extract Yes +-mux_style Auto +-decoder_extract YES +-priority_extract YES +-shreg_extract YES +-shift_extract YES +-xor_collapse YES +-rom_style Auto +-auto_bram_packing NO +-mux_extract YES +-resource_sharing YES +-async_to_sync NO +-use_dsp48 auto +-iobuf YES +-max_fanout 500 +-bufg 32 +-bufr 24 +-register_duplication YES +-register_balancing No +-slice_packing YES +-optimize_primitives NO +-use_clock_enable Auto +-use_sync_set Auto +-use_sync_reset Auto +-iob auto +-equivalent_register_removal YES +-slice_utilization_ratio_maxmargin 5 diff --git a/projects/eval_fixed_ja/ise91/eval_fixed_ja_vhdl.prj b/projects/eval_fixed_ja/ise91/eval_fixed_ja_vhdl.prj new file mode 100644 index 0000000..d45d072 --- /dev/null +++ b/projects/eval_fixed_ja/ise91/eval_fixed_ja_vhdl.prj @@ -0,0 +1,2 @@ +vhdl ieee_proposed "C:\Programme\Xilinx9\vhdl\src\ieee_proposed\fixed_pkg_c.vhd" +vhdl work "H:\vhdl\projects\eval_fixed_ja\src\eval_fixed_ja_syn.vhd" diff --git a/projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.fdo b/projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.fdo new file mode 100644 index 0000000..9d72c32 --- /dev/null +++ b/projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.fdo @@ -0,0 +1,15 @@ +## NOTE: Do not edit this file. +## Autogenerated by ProjNav (creatfdo.tcl) on Thu May 24 11:58:33 Westeuropäische Normalzeit 2007 +## +vlib work +vlib ieee_proposed +vcom -explicit -93 -work ieee_proposed "C:/Programme/Xilinx9/vhdl/src/ieee_proposed/fixed_pkg_c.vhd" +vcom -explicit -93 "../src/eval_fixed_ja_syn.vhd" +vcom -explicit -93 "../src/tb_eval_fixed_ja_syn.vhd" +vsim -t 1ps -lib work tb_eval_fixed_ja_vhd +view wave +add wave * +do {tb_eval_fixed_ja_vhd.udo} +view structure +view signals +run 1000ns diff --git a/projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.ndo b/projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.ndo new file mode 100644 index 0000000..a831698 --- /dev/null +++ b/projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.ndo @@ -0,0 +1,15 @@ +## NOTE: Do not edit this file. +## Auto generated by Project Navigator for Post-Translate Simulation +## +vlib work +## Compile Post-Translate Model +vcom -explicit -93 "netgen/translate/eval_fixed_ja_translate.vhd" +vcom -explicit -93 "../src/tb_eval_fixed_ja_syn.vhd" +vsim -t 1ps -lib work tb_eval_fixed_ja_vhd +do {tb_eval_fixed_ja_vhd.udo} +view wave +add wave * +view structure +view signals +run 1000ns +## End diff --git a/projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.udo b/projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.udo new file mode 100644 index 0000000..ec75f19 --- /dev/null +++ b/projects/eval_fixed_ja/ise91/tb_eval_fixed_ja_vhd.udo @@ -0,0 +1,4 @@ +-- ProjNav VHDL simulation template: tb_eval_fixed_ja_vhd.udo +-- You may edit this file after the line that starts with +-- '-- START' to customize your simulation +-- START user-defined simulation commands diff --git a/projects/eval_fixed_ja/make.do b/projects/eval_fixed_ja/make.do new file mode 100644 index 0000000..3908346 --- /dev/null +++ b/projects/eval_fixed_ja/make.do @@ -0,0 +1,12 @@ +vlib work +vcom -explicit -93 "../lib/fixed_ja.vhd" +vcom -explicit -93 "../lib/fixed_ja_body.vhd" +vcom -explicit -93 "../lib/PCK_FIO_1993.vhd" +vcom -explicit -93 "../lib/PCK_FIO_1993_BODY.vhd" +vcom -explicit -93 "src/tb_eval_fixed_ja.vhd" +vsim -t 1ps -lib work tb_eval_fixed_ja +#do {wave.do} +view wave +view structure +view signals +run 1000ns diff --git a/projects/eval_fixed_ja/quartus/eval_fixed_ja.out.sdc b/projects/eval_fixed_ja/quartus/eval_fixed_ja.out.sdc new file mode 100644 index 0000000..8d847b6 --- /dev/null +++ b/projects/eval_fixed_ja/quartus/eval_fixed_ja.out.sdc @@ -0,0 +1,107 @@ +## Generated SDC file "eval_fixed_ja.out.sdc" + +## Copyright (C) 1991-2008 Altera Corporation +## Your use of Altera Corporation's design tools, logic functions +## and other software and tools, and its AMPP partner logic +## functions, and any output files from any of the foregoing +## (including device programming or simulation files), and any +## associated documentation or information are expressly subject +## to the terms and conditions of the Altera Program License +## Subscription Agreement, Altera MegaCore Function License +## Agreement, or other applicable license agreement, including, +## without limitation, that your use is for the sole purpose of +## programming logic devices manufactured by Altera and sold by +## Altera or its authorized distributors. Please refer to the +## applicable agreement for further details. + + +## VENDOR "Altera" +## PROGRAM "Quartus II" +## VERSION "Version 8.1 Build 163 10/28/2008 SJ Web Edition" + +## DATE "Thu Dec 18 22:26:14 2008" + +## +## DEVICE "EP3C25Q240C8" +## + + +#************************************************************** +# Time Information +#************************************************************** + +set_time_format -unit ns -decimal_places 3 + + + +#************************************************************** +# Create Clock +#************************************************************** + +create_clock -name {ccc} -period 10.000 -waveform { 0.000 5.000 } [get_ports {clk}] + + +#************************************************************** +# Create Generated Clock +#************************************************************** + + + +#************************************************************** +# Set Clock Latency +#************************************************************** + + + +#************************************************************** +# Set Clock Uncertainty +#************************************************************** + + + +#************************************************************** +# Set Input Delay +#************************************************************** + + + +#************************************************************** +# Set Output Delay +#************************************************************** + + + +#************************************************************** +# Set Clock Groups +#************************************************************** + + + +#************************************************************** +# Set False Path +#************************************************************** + + + +#************************************************************** +# Set Multicycle Path +#************************************************************** + + + +#************************************************************** +# Set Maximum Delay +#************************************************************** + + + +#************************************************************** +# Set Minimum Delay +#************************************************************** + + + +#************************************************************** +# Set Input Transition +#************************************************************** + diff --git a/projects/eval_fixed_ja/quartus/eval_fixed_ja.qpf b/projects/eval_fixed_ja/quartus/eval_fixed_ja.qpf new file mode 100644 index 0000000..1d14dc6 --- /dev/null +++ b/projects/eval_fixed_ja/quartus/eval_fixed_ja.qpf @@ -0,0 +1,23 @@ +# Copyright (C) 1991-2008 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. + + + +QUARTUS_VERSION = "8.1" +DATE = "10:27:40 December 18, 2008" + + +# Revisions + +PROJECT_REVISION = "eval_fixed_ja" diff --git a/projects/eval_fixed_ja/quartus/eval_fixed_ja.qsf b/projects/eval_fixed_ja/quartus/eval_fixed_ja.qsf new file mode 100644 index 0000000..95f4fec --- /dev/null +++ b/projects/eval_fixed_ja/quartus/eval_fixed_ja.qsf @@ -0,0 +1,47 @@ +# Copyright (C) 1991-2008 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. + + +# The default values for assignments are stored in the file +# eval_fixed_ja_assignment_defaults.qdf +# If this file doesn't exist, and for assignments not listed, see file +# assignment_defaults.qdf + +# Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. + + +set_global_assignment -name FAMILY "Cyclone III" +set_global_assignment -name DEVICE EP3C25Q240C8 +set_global_assignment -name TOP_LEVEL_ENTITY eval_fixed_ja +set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.1 +set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:27:40 DECEMBER 18, 2008" +set_global_assignment -name LAST_QUARTUS_VERSION 8.1 +set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 +set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top +set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region" +set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region" +set_global_assignment -name ASSIGNMENT_GROUP_MEMBER clk -section_id clock +set_global_assignment -name ENABLE_ADVANCED_IO_TIMING ON +set_global_assignment -name SDC_FILE eval_fixed_ja.out.sdc +set_global_assignment -name VHDL_FILE ../../../lib/fixed/fixed_pkg_c.vhd +set_global_assignment -name VHDL_FILE ../src/eval_fixed_ja_syn.vhd +set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON +set_global_assignment -name TIMEQUEST_DO_CCPP_REMOVAL ON \ No newline at end of file diff --git a/projects/eval_fixed_ja/quartus/eval_fixed_ja.qws b/projects/eval_fixed_ja/quartus/eval_fixed_ja.qws new file mode 100644 index 0000000..d1bd51b --- /dev/null +++ b/projects/eval_fixed_ja/quartus/eval_fixed_ja.qws @@ -0,0 +1,29 @@ +[ProjectWorkspace] +ptn_Child1=Frames +[ProjectWorkspace.Frames] +ptn_Child1=ChildFrames +[ProjectWorkspace.Frames.ChildFrames] +ptn_Child1=Document-0 +ptn_Child2=Document-1 +ptn_Child3=Document-2 +ptn_Child4=Document-3 +[ProjectWorkspace.Frames.ChildFrames.Document-2] +ptn_Child1=ViewFrame-0 +[ProjectWorkspace.Frames.ChildFrames.Document-2.ViewFrame-0] +DocPathName=eval_fixed_ja.sdc +DocumentCLSID={c5dd978f-562d-48b1-a72f-0e9994df79df} +IsChildFrameDetached=False +IsActiveChildFrame=False +ptn_Child1=StateMap +[ProjectWorkspace.Frames.ChildFrames.Document-2.ViewFrame-0.StateMap] +AFC_IN_REPORT=False +[ProjectWorkspace.Frames.ChildFrames.Document-3] +ptn_Child1=ViewFrame-0 +[ProjectWorkspace.Frames.ChildFrames.Document-3.ViewFrame-0] +DocPathName=eval_fixed_ja.out.sdc +DocumentCLSID={c5dd978f-562d-48b1-a72f-0e9994df79df} +IsChildFrameDetached=False +IsActiveChildFrame=False +ptn_Child1=StateMap +[ProjectWorkspace.Frames.ChildFrames.Document-3.ViewFrame-0.StateMap] +AFC_IN_REPORT=False diff --git a/projects/eval_fixed_ja/quartus/eval_fixed_ja.sdc b/projects/eval_fixed_ja/quartus/eval_fixed_ja.sdc new file mode 100644 index 0000000..41197e5 --- /dev/null +++ b/projects/eval_fixed_ja/quartus/eval_fixed_ja.sdc @@ -0,0 +1,56 @@ +########################################################################### +# +# Generated by : Version 8.1 Build 163 10/28/2008 SJ Web Edition +# +# Project : eval_fixed_ja +# Revision : eval_fixed_ja +# +# Date : Thu Dec 18 22:17:10 Westeuropäische Normalzeit 2008 +# +########################################################################### + + +# WARNING: Expected ENABLE_CLOCK_LATENCY to be set to 'ON', but it is set to 'OFF' +# In SDC, create_generated_clock auto-generates clock latency +# +# ------------------------------------------ +# +# Create generated clocks based on PLLs +derive_pll_clocks -use_tan_name +# +# ------------------------------------------ + +# ** Clock Latency +# ------------- + +# ** Clock Uncertainty +# ----------------- + +# ** Multicycles +# ----------- +# ** Cuts +# ---- + +# ** Input/Output Delays +# ------------------- + + + + +# ** Tpd requirements +# ---------------- + +# ** Setup/Hold Relationships +# ------------------------ + +# ** Tsu/Th requirements +# ------------------- + + +# ** Tco/MinTco requirements +# ----------------------- + + + +# --------------------------------------------- + diff --git a/projects/eval_fixed_ja/result.txt b/projects/eval_fixed_ja/result.txt new file mode 100644 index 0000000..d66342d --- /dev/null +++ b/projects/eval_fixed_ja/result.txt @@ -0,0 +1,876 @@ +Fixed Point Library Testbench 0.1 +---------------------- + Without saturation +---------------------- + +* No rounding + +U: 101.0011 => 01.0011 ...passed +U: 1.001101 => 001. ...passed +U: 101.01 => 1.0 ...passed +U: 1010.1 => 10. ...passed +U: 101.11 => 101. ...passed +U: .11 => 0. ...passed +U: .1011 => 0.10 ...passed +U: 0.0000000001 => 0. ...passed +U: 1.0000000001 => 1.0 ...passed +U: 1.0000000001 => 1. ...passed +U: 10.000000001 => 10.000 ...passed +U: 1. => 1.00000000000000000 ...passed +U: 0. => 0.00000000000000000 ...passed +U: 1. => .000000000000000000 ...passed +U: 0. => .000000000000000000 ...passed +U: 10.101 => 010.1010 ...passed +U: 10.101 => 10.10 ...passed +U: 10.101 => 10.1010 ...passed +S: 101.0011 => 01.0011 ...passed +S: -1.001101 => -001. ...passed +S: -101.01 => -1.0 ...passed +S: 1010.1 => 10. ...passed +S: 101.11 => 101. ...passed +S: -.11 => 0. ...passed +S: -.1011 => -0.10 ...passed +S: 0.0000000001 => 0. ...passed +S: -1.0000000001 => -1.0 ...passed +S: -1.0000000001 => -1. ...passed +S: -10.000000001 => -10.000 ...passed +S: 1. => 1.00000000000000000 ...passed +S: 0. => 0.00000000000000000 ...passed +S: 1. => .000000000000000000 ...passed +S: 0. => .000000000000000000 ...passed +S: 10.101 => 010.1010 ...passed +S: -10.101 => -10.10 ...passed +S: 10.101 => 10.1010 ...passed + +* Round to zero + +U: 101.0011 => 01.0011 ...passed +U: 1.001101 => 001. ...passed +U: 101.01 => 1.0 ...passed +U: 1010.1 => 10. ...passed +U: 101.11 => 101. ...passed +U: .11 => 0. ...passed +U: .1011 => 0.10 ...passed +U: 0.0000000001 => 0. ...passed +U: 1.0000000001 => 1.0 ...passed +U: 1.0000000001 => 1. ...passed +U: 10.000000001 => 10.000 ...passed +U: 1. => 1.00000000000000000 ...passed +U: 0. => 0.00000000000000000 ...passed +U: 1. => .000000000000000000 ...passed +U: 0. => .000000000000000000 ...passed +U: 10.101 => 010.1010 ...passed +U: 10.101 => 10.10 ...passed +U: 10.101 => 10.1010 ...passed +S: 101.0011 => 01.0011 ...passed +S: -1.001101 => -001. ...passed +S: -101.01 => -1.0 ...passed +S: 1010.1 => 10. ...passed +S: 101.11 => 101. ...passed +S: -.11 => 0. ...passed +S: -.1011 => -0.10 ...passed +S: 0.0000000001 => 0. ...passed +S: -1.0000000001 => -1.0 ...passed +S: -1.0000000001 => -1. ...passed +S: -10.000000001 => -10.000 ...passed +S: 1. => 1.00000000000000000 ...passed +S: 0. => 0.00000000000000000 ...passed +S: 1. => .000000000000000000 ...passed +S: 0. => .000000000000000000 ...passed +S: 10.101 => 010.1010 ...passed +S: -10.101 => -10.10 ...passed +S: 10.101 => 10.1010 ...passed + +* Round to infinity + +U: 101.0011 => 01.0011 ...passed +U: 1.001101 => 010. ...passed +U: 101.01 => 1.1 ...passed +U: 1010.1 => 11. ...passed +U: 101.11 => 110. ...passed +U: .11 => 1. ...passed +U: .1011 => 0.11 ...passed +U: 0.0000000001 => 1. ...passed +U: 1.0000000001 => 1.1 ...passed +U: 1.0000000001 => 0. ...passed +U: 10.000000001 => 10.001 ...passed +U: 1. => 1.00000000000000000 ...passed +U: 0. => 0.00000000000000000 ...passed +U: 1. => .000000000000000000 ...passed +U: 0. => .000000000000000000 ...passed +U: 10.101 => 010.1010 ...passed +U: 10.101 => 10.11 ...passed +U: 10.101 => 10.1010 ...passed +S: 101.0011 => 01.0011 ...passed +S: -10.001101 => -010. ...passed +S: -101.01 => -1.0 ...passed +S: 1010.1 => 11. ...passed +S: 101.11 => 110. ...passed +S: -.11 => 0. ...passed +S: -.1011 => -0.10 ...passed +S: 0.0000000001 => 1. ...passed +S: -1.0000000001 => -1.0 ...passed +S: 1.0000000001 => 0. ...passed +S: -10.000000001 => -10.000 ...passed +S: 1. => 1.00000000000000000 ...passed +S: 0. => 0.00000000000000000 ...passed +S: 1. => .000000000000000000 ...passed +S: 0. => .000000000000000000 ...passed +S: 10.101 => 010.1010 ...passed +S: -10.101 => -10.10 ...passed +S: 10.101 => 10.1010 ...passed + +* Round half up + +U: 101.0011 => 01.0011 ...passed +U: 1.001101 => 001. ...passed +U: 101.01 => 1.1 ...passed +U: 1010.1 => 11. ...passed +U: 101.11 => 110. ...passed +U: .11 => 1. ...passed +U: .1011 => 0.11 ...passed +U: 0.0000000001 => 0. ...passed +U: 1.0000000001 => 1.0 ...passed +U: 1.0000000001 => 1. ...passed +U: 10.000000001 => 10.000 ...passed +U: 1. => 1.00000000000000000 ...passed +U: 0. => 0.00000000000000000 ...passed +U: 1. => .000000000000000000 ...passed +U: 0. => .000000000000000000 ...passed +U: 10.101 => 010.1010 ...passed +U: 10.101 => 10.11 ...passed +U: 10.101 => 10.1010 ...passed +S: 101.0011 => 01.0011 ...passed +S: -10.001101 => -010. ...passed +S: -101.01 => -1.0 ...passed +S: 1010.1 => 11. ...passed +S: 101.11 => 110. ...passed +S: -.11 => -1. ...passed +S: -.1011 => -0.11 ...passed +S: 0.0000000001 => 0. ...passed +S: -1.0000000001 => -1.0 ...passed +S: 1.0000000001 => 1. ...passed +S: -10.000000001 => -10.000 ...passed +S: 1. => 1.00000000000000000 ...passed +S: 0. => 0.00000000000000000 ...passed +S: 1. => .000000000000000000 ...passed +S: 0. => .000000000000000000 ...passed +S: 10.101 => 010.1010 ...passed +S: -10.1011 => -10.11 ...passed +S: -10.101 => -10.10 ...passed +S: -0.1111 => -0.111 ...passed +S: -0.11110 => -0.111 ...passed +S: -0.11111 => -1.000 ...passed + +* Round convergent + +U: 01.001 => 01.00 ...passed +U: 01.0010 => 01.00 ...passed +U: 01.0011 => 01.01 ...passed +U: 01.011 => 01.10 ...passed +U: 01.0110 => 01.10 ...passed +U: 01.0111 => 01.10 ...passed +S: 01.001 => 01.00 ...passed +S: 01.0010 => 01.00 ...passed +S: 01.0011 => 01.01 ...passed +S: 01.011 => 01.10 ...passed +S: 01.0110 => 01.10 ...passed +S: 01.0111 => 01.10 ...passed +S: -01.001 => -01.00 ...passed +S: -01.0010 => -01.00 ...passed +S: -01.0011 => -01.01 ...passed +S: -01.011 => -01.10 ...passed +S: -01.0110 => -01.10 ...passed +S: -01.0111 => -01.10 ...passed + +---------------------- + With saturation +---------------------- + +* No rounding + +U: 101.0011 => 11.1111 ...passed +U: 1.001101 => 001. ...passed +U: 101.01 => 1.1 ...passed +U: 1010.1 => 11. ...passed +U: 101.11 => 101. ...passed +U: .11 => 0. ...passed +U: .1011 => 0.10 ...passed +U: 0.0000000001 => 0. ...passed +U: 1.0000000001 => 1.0 ...passed +U: 1.0000000001 => 1. ...passed +U: 10.000000001 => 10.000 ...passed +U: 1. => 1.00000000000000000 ...passed +U: 0. => 0.00000000000000000 ...passed +U: 1. => .111111111111111111 ...passed +U: 0. => .000000000000000000 ...passed +U: 10.101 => 010.1010 ...passed +U: 10.101 => 10.10 ...passed +U: 10.101 => 10.1010 ...passed +U: 1.0000 => .11111 ...passed +U: 01.000 => .11111 ...passed +U: 11.000 => .11111 ...passed +U: 0.1000 => .10000 ...passed +U: 00.100 => .10000 ...passed +U: 1.0001 => .11111 ...passed +U: 01.001 => .11111 ...passed +U: 01.010 => .11111 ...passed +U: 11.001 => .11111 ...passed +U: 0.1001 => .10010 ...passed +U: 00.101 => .10100 ...passed +U: 1.000000000000000001 => .111111111111111 ...passed +U: 01.00000000000000001 => .111111111111111 ...passed +U: 1.00000000000000 => .111111111111111 ...passed +S: -101.0011 => -11.1111 ...passed +S: 1.001101 => 001. ...passed +S: 101.01 => 1.1 ...passed +S: 1010.1 => 11. ...passed +S: 101.11 => 101. ...passed +S: .11 => 0. ...passed +S: .1011 => 0.10 ...passed +S: -0.0000000001 => 0. ...passed +S: -1.0000000001 => -1.0 ...passed +S: 1.0000000001 => 1. ...passed +S: 10.000000001 => 10.000 ...passed +S: 1. => 1.00000000000000000 ...passed +S: 0. => 0.00000000000000000 ...passed +S: -1. => -.111111111111111111 ...passed +S: 0. => .000000000000000000 ...passed +S: -10.101 => -010.1010 ...passed +S: -10.101 => -10.10 ...passed +S: -10.101 => -10.1010 ...passed +S: -1.0000 => -.11111 ...passed +S: -01.000 => -.11111 ...passed +S: -11.000 => -.11111 ...passed +S: -0.1000 => -.10000 ...passed +S: -00.100 => -.10000 ...passed +S: -1.0001 => -.11111 ...passed +S: -01.001 => -.11111 ...passed +S: -01.010 => -.11111 ...passed +S: -11.001 => -.11111 ...passed +S: -0.1001 => -.10010 ...passed +S: -00.101 => -.10100 ...passed +S: -1.000000000000000001 => -.111111111111111 ...passed +S: -01.00000000000000001 => -.111111111111111 ...passed +S: -1.00000000000000 => -.111111111111111 ...passed +S: 1.000000000000000001 => .111111111111111 ...passed +S: 01.00000000000000001 => .111111111111111 ...passed +S: 1.00000000000000 => .111111111111111 ...passed +S: 1.0000 => .11111 ...passed +S: 01.000 => .11111 ...passed +S: 0.1000 => .10000 ...passed +S: 00.100 => .10000 ...passed + +* Round to zero + +U: 101.0011 => 11.1111 ...passed +U: 1.001101 => 001. ...passed +U: 101.01 => 1.1 ...passed +U: 1010.1 => 11. ...passed +U: 101.11 => 101. ...passed +U: .11 => 0. ...passed +U: .1011 => 0.10 ...passed +U: 0.0000000001 => 0. ...passed +U: 1.0000000001 => 1.0 ...passed +U: 1.0000000001 => 1. ...passed +U: 10.000000001 => 10.000 ...passed +U: 1. => 1.00000000000000000 ...passed +U: 0. => 0.00000000000000000 ...passed +U: 1. => .111111111111111111 ...passed +U: 0. => .000000000000000000 ...passed +U: 10.101 => 010.1010 ...passed +U: 10.101 => 10.10 ...passed +U: 10.101 => 10.1010 ...passed +U: 1.000000000000000001 => .111111111111111 ...passed +U: 01.00000000000000001 => .111111111111111 ...passed +U: 1.00000000000000 => .111111111111111 ...passed +S: 101.0011 => 11.1111 ...passed +S: 1.001101 => 001. ...passed +S: 101.01 => 1.1 ...passed +S: 1010.1 => 11. ...passed +S: 101.11 => 101. ...passed +S: .11 => 0. ...passed +S: .1011 => 0.10 ...passed +S: 0.0000000001 => 0. ...passed +S: 1.0000000001 => 1.0 ...passed +S: 1.0000000001 => 1. ...passed +S: 10.000000001 => 10.000 ...passed +S: 1. => 1.00000000000000000 ...passed +S: 0. => 0.00000000000000000 ...passed +S: 1. => .111111111111111111 ...passed +S: 0. => .000000000000000000 ...passed +S: 10.101 => 010.1010 ...passed +S: 10.101 => 10.10 ...passed +S: 10.101 => 10.1010 ...passed +S: -1.000000000000000001 => -.111111111111111 ...passed +S: -01.00000000000000001 => -.111111111111111 ...passed +S: -1.00000000000000 => -.111111111111111 ...passed +S: 1.000000000000000001 => .111111111111111 ...passed +S: 01.00000000000000001 => .111111111111111 ...passed +S: 1.00000000000000 => .111111111111111 ...passed +S: 1.0000 => .11111 ...passed +S: 01.000 => .11111 ...passed +S: 0.1000 => .10000 ...passed +S: 00.100 => .10000 ...passed + +* Round to infinity + +U: 101.0011 => 11.1111 ...passed +U: 1.001101 => 010. ...passed +U: 101.01 => 1.1 ...passed +U: 1010.1 => 11. ...passed +U: 101.11 => 110. ...passed +U: .11 => 1. ...passed +U: .1011 => 0.11 ...passed +U: 0.0000000001 => 1. ...passed +U: 1.0000000001 => 1.1 ...passed +U: 1.0000000001 => 1. ...passed +U: 10.000000001 => 10.001 ...passed +U: 1. => 1.00000000000000000 ...passed +U: 0. => 0.00000000000000000 ...passed +U: 1. => .111111111111111111 ...passed +U: 0. => .000000000000000000 ...passed +U: 10.101 => 010.1010 ...passed +U: 10.101 => 10.11 ...passed +U: 10.101 => 10.1010 ...passed +U: 1.000000000000000001 => .111111111111111 ...passed +U: 01.00000000000000001 => .111111111111111 ...passed +U: 1.00000000000000 => .111111111111111 ...passed +S: 101.0011 => 11.1111 ...passed +S: 1.001101 => 010. ...passed +S: 101.01 => 1.1 ...passed +S: 1010.1 => 11. ...passed +S: 101.11 => 110. ...passed +S: .11 => 1. ...passed +S: .1011 => 0.11 ...passed +S: 0.0000000001 => 1. ...passed +S: 1.0000000001 => 1.1 ...passed +S: 1.0000000001 => 1. ...passed +S: 10.000000001 => 10.001 ...passed +S: 1. => 1.00000000000000000 ...passed +S: 0. => 0.00000000000000000 ...passed +S: 1. => .111111111111111111 ...passed +S: 0. => .000000000000000000 ...passed +S: 10.101 => 010.1010 ...passed +S: 10.101 => 10.11 ...passed +S: 10.101 => 10.1010 ...passed +S: -1.000000000000000001 => -.111111111111111 ...passed +S: -01.00000000000000001 => -.111111111111111 ...passed +S: -1.00000000000000 => -.111111111111111 ...passed +S: 1.000000000000000001 => .111111111111111 ...passed +S: 01.00000000000000001 => .111111111111111 ...passed +S: 1.00000000000000 => .111111111111111 ...passed +S: 1.0000 => .11111 ...passed +S: 01.000 => .11111 ...passed +S: 0.1000 => .10000 ...passed +S: 00.100 => .10000 ...passed + +* Round half up + +U: 101.0011 => 11.1111 ...passed +U: 1.001101 => 001. ...passed +U: 101.01 => 1.1 ...passed +U: 1010.1 => 11. ...passed +U: 101.11 => 110. ...passed +U: .11 => 1. ...passed +U: .1011 => 0.11 ...passed +U: 0.0000000001 => 0. ...passed +U: 1.0000000001 => 1.0 ...passed +U: 1.0000000001 => 1. ...passed +U: 10.000000001 => 10.000 ...passed +U: 1. => 1.00000000000000000 ...passed +U: 0. => 0.00000000000000000 ...passed +U: 1. => .111111111111111111 ...passed +U: 0. => .000000000000000000 ...passed +U: 10.101 => 010.1010 ...passed +U: 10.101 => 10.11 ...passed +U: 10.101 => 10.1010 ...passed +U: 1.000000000000000001 => .111111111111111 ...passed +U: 01.00000000000000001 => .111111111111111 ...passed +U: 1.00000000000000 => .111111111111111 ...passed +S: 101.0011 => 11.1111 ...passed +S: 1.001101 => 001. ...passed +S: 101.01 => 1.1 ...passed +S: 1010.1 => 11. ...passed +S: 101.11 => 110. ...passed +S: -.11 => -1. ...passed +S: -.1 => 0. ...passed +S: .1011 => 0.11 ...passed +S: 0.0000000001 => 0. ...passed +S: 1.0000000001 => 1.0 ...passed +S: 1.0000000001 => 1. ...passed +S: 10.000000001 => 10.000 ...passed +S: 1. => 1.00000000000000000 ...passed +S: 0. => 0.00000000000000000 ...passed +S: 1. => .111111111111111111 ...passed +S: 0. => .000000000000000000 ...passed +S: 10.101 => 010.1010 ...passed +S: 10.101 => 10.11 ...passed +S: 10.101 => 10.1010 ...passed +S: -1.000000000000000000 => -.111111111111111 ...passed +S: -1.000000000000000001 => -.111111111111111 ...passed +S: -01.00000000000000000 => -.111111111111111 ...passed +S: -01.00000000000000001 => -.111111111111111 ...passed +S: -01.0000000000000 => -.111111111111111 ...passed +S: -01.0000000000001 => -.111111111111111 ...passed +S: -01.0000000000000 => -.11111111111111 ...passed +S: -01.0000000000001 => -.11111111111111 ...passed +S: -01.0000000000000 => -.1111111111111111 ...passed +S: -01.0000000000001 => -.1111111111111111 ...passed +S: -00.1111111111111 => -.111111111111100 ...passed +S: -00.111111111111111 => -.11111111111111 ...passed +S: -00.111111111111111 => -1.0000000000000 ...passed +S: -1.000000000000000001 => -.111111111111111 ...passed +S: -01.00000000000000001 => -.111111111111111 ...passed +S: -1.0000000000000000001 => -.111111111111111 ...passed +S: -01.000000000000000001 => -.111111111111111 ...passed +S: -1.00000000000000000001 => -.111111111111111 ...passed +S: -01.0000000000000000001 => -.111111111111111 ...passed +S: -1.000000000000000000001 => -.111111111111111 ...passed +S: -01.00000000000000000001 => -.111111111111111 ...passed +S: -1.0000000000000000000001 => -.111111111111111 ...passed +S: -01.000000000000000000001 => -.111111111111111 ...passed +S: -1.000000000000000011 => -.111111111111111 ...passed +S: -01.00000000000000011 => -.111111111111111 ...passed +S: -1.0000000000000000011 => -.111111111111111 ...passed +S: -01.000000000000000011 => -.111111111111111 ...passed +S: -1.00000000000000000011 => -.111111111111111 ...passed +S: -01.0000000000000000011 => -.111111111111111 ...passed +S: -1.000000000000000000011 => -.111111111111111 ...passed +S: -01.00000000000000000011 => -.111111111111111 ...passed +S: -1.0000000000000000000011 => -.111111111111111 ...passed +S: -01.000000000000000000011 => -.111111111111111 ...passed +S: -1.00000000000000 => -.111111111111111 ...passed +S: 1.0000 => .11111 ...passed +S: 01.000 => .11111 ...passed +S: 0.1000 => .10000 ...passed +S: 00.100 => .10000 ...passed + +U: .10000000 + .01000000 = 0.11000000 ...passed +U: .01100000 + .01000000 = 0.10100000 ...passed +U: 0.0110000 - .01000000 = 0.00100000 ...passed +U: .10000000 + .01000000 = 0.11000000 ...passed +U: .10000000 - .01000000 = .01000000 ...passed +U: .01000000 + .01000000 = 0.10000000 ...passed +U: .01000000 - .01000000 = .00000000 ...passed +U: .0100 + 000.01000 = 000.10000 ...passed +U: 1.0000 + 1.0000 = 10.0000 ...passed +U: 0.1001 + 0.0110 = 00.1111 ...passed +U: 0.0011 + 0.0110 = 00.1001 ...passed +U: 0.1111 + 1.0001 = 10.0000 ...passed +U: 10.0000 - 1.0000 = 01.0000 ...passed +U: 00.1111 - 0.1001 = 00.0110 ...passed +U: 00.1001 - 0.0011 = 00.0110 ...passed +U: 10.0000 - 0.1111 = 01.0001 ...passed +U: .10000000 * 100.10000 = 10.01000000000000 ...passed +U: .10000000 * .10000000 = .0100000000000000 ...passed +U: 0.1000000 * .10000000 = .0100000000000000 ...passed +U: 0.1000000 * 0.1000000 = 00.01000000000000 ...passed +U: 0.1000000 * .10000000 = .0100000000000000 ...passed +U: 00.100000 * 0.1000000 = 000.0100000000000 ...passed +U: 01.1000000 * .10000000 = 0.1100000000000000 ...passed +U: .10000000 * 01.1000000 = 0.1100000000000000 ...passed +U: 01.100000 * .100000000 = 0.1100000000000000 ...passed +U: .100000000 * 01.100000 = 0.1100000000000000 ...passed +S: .011 + .0100000 = 0.1010000 ...passed +S: .0110000 - .0100000 = .0010000 ...passed +S: .1000000 + .0100000 = 0.1100000 ...passed +S: .1000000 - .0100000 = .0100000 ...passed +S: .0100000 + .0100000 = 0.1000000 ...passed +S: .0100000 - .0100000 = .0000000 ...passed +S: .010 + 000.0100 = 000.1000 ...passed +S: -.100 * 100.1000 = -10.010000000 ...passed +S: -.1000000 * .1000000 = -.010000000000000 ...passed +S: -0.100000 * .1000000 = -.010000000000000 ...passed +S: -0.100000 * 0.100000 = -00.0100000000000 ...passed +S: .100 * 100.1000 = 10.010000000 ...passed +S: .1000000 * .1000000 = .010000000000000 ...passed +S: 0.100000 * .1000000 = .010000000000000 ...passed +S: 0.100000 * 0.100000 = 00.0100000000000 ...passed +---------------------- + Arithmetic Test +---------------------- +Test finished + + +Positive ufixed +1.000 sla 0 = 1.000 +1.000 sla 1 = 0.000 +1.000 sla 2 = 0.000 +1.000 sla 3 = 0.000 +1.000 sla 4 = 0.000 + +1.000 sla 0 = 1.000 +1.000 sla -1 = 0.100 +1.000 sla -2 = 0.010 +1.000 sla -3 = 0.001 +1.000 sla -4 = 0.000 + +1.000 sra 0 = 1.000 +1.000 sra 1 = 0.100 +1.000 sra 2 = 0.010 +1.000 sra 3 = 0.001 +1.000 sra 4 = 0.000 + +1.000 sra 0 = 1.000 +1.000 sra -1 = 0.000 +1.000 sra -2 = 0.000 +1.000 sra -3 = 0.000 +1.000 sra -4 = 0.000 + +Positive sfixed +1.000 sla 0 = 1.000 +1.000 sla 1 = 0.000 +1.000 sla 2 = 0.000 +1.000 sla 3 = 0.000 +1.000 sla 4 = 0.000 +1.000 sla 5 = 0.000 + +1.000 sla 0 = 1.000 +1.000 sla -1 = 0.100 +1.000 sla -2 = 0.010 +1.000 sla -3 = 0.001 +1.000 sla -4 = 0.000 +1.000 sla -5 = 0.000 + +1.000 sra 0 = 1.000 +1.000 sra 1 = 0.100 +1.000 sra 2 = 0.010 +1.000 sra 3 = 0.001 +1.000 sra 4 = 0.000 +1.000 sra 5 = 0.000 + +1.000 sra 0 = 1.000 +1.000 sra -1 = 0.000 +1.000 sra -2 = 0.000 +1.000 sra -3 = 0.000 +1.000 sra -4 = 0.000 +1.000 sra -5 = 0.000 + +Negative sfixed +-1.000 sla 0 = -1.000 +-1.000 sla 1 = -0.000 +-1.000 sla 2 = -0.000 +-1.000 sla 3 = -0.000 +-1.000 sla 4 = 0.000 +-1.000 sla 5 = 0.000 + +-1.000 sla 0 = -1.000 +-1.000 sla -1 = -0.100 +-1.000 sla -2 = -0.010 +-1.000 sla -3 = -0.001 +-1.000 sla -4 = 0.000 +-1.000 sla -5 = 0.000 + +-1.000 sra 0 = -1.000 +-1.000 sra 1 = -0.100 +-1.000 sra 2 = -0.010 +-1.000 sra 3 = -0.001 +-1.000 sra 4 = 0.000 +-1.000 sra 5 = 0.000 + +-1.000 sra 0 = -1.000 +-1.000 sra -1 = -0.000 +-1.000 sra -2 = -0.000 +-1.000 sra -3 = -0.000 +-1.000 sra -4 = 0.000 +-1.000 sra -5 = 0.000 + +Positive ufixed +1.001 sla 0 = 1.001 +1.001 sla 1 = 0.010 +1.001 sla 2 = 0.100 +1.001 sla 3 = 1.000 +1.001 sla 4 = 0.000 + +1.001 sla 0 = 1.001 +1.001 sla -1 = 0.100 +1.001 sla -2 = 0.010 +1.001 sla -3 = 0.001 +1.001 sla -4 = 0.000 + +1.001 sra 0 = 1.001 +1.001 sra 1 = 0.100 +1.001 sra 2 = 0.010 +1.001 sra 3 = 0.001 +1.001 sra 4 = 0.000 + +1.001 sra 0 = 1.001 +1.001 sra -1 = 0.010 +1.001 sra -2 = 0.100 +1.001 sra -3 = 1.000 +1.001 sra -4 = 0.000 + +Positive sfixed +1.001 sla 0 = 1.001 +1.001 sla 1 = 0.010 +1.001 sla 2 = 0.100 +1.001 sla 3 = 1.000 +1.001 sla 4 = 0.000 +1.001 sla 5 = 0.000 + +1.001 sla 0 = 1.001 +1.001 sla -1 = 0.100 +1.001 sla -2 = 0.010 +1.001 sla -3 = 0.001 +1.001 sla -4 = 0.000 +1.001 sla -5 = 0.000 + +1.001 sra 0 = 1.001 +1.001 sra 1 = 0.100 +1.001 sra 2 = 0.010 +1.001 sra 3 = 0.001 +1.001 sra 4 = 0.000 +1.001 sra 5 = 0.000 + +1.001 sra 0 = 1.001 +1.001 sra -1 = 0.010 +1.001 sra -2 = 0.100 +1.001 sra -3 = 1.000 +1.001 sra -4 = 0.000 +1.001 sra -5 = 0.000 + +Negative sfixed +-1.001 sla 0 = -1.001 +-1.001 sla 1 = -0.010 +-1.001 sla 2 = -0.100 +-1.001 sla 3 = -1.000 +-1.001 sla 4 = 0.000 +-1.001 sla 5 = 0.000 + +-1.001 sla 0 = -1.001 +-1.001 sla -1 = -0.100 +-1.001 sla -2 = -0.010 +-1.001 sla -3 = -0.001 +-1.001 sla -4 = 0.000 +-1.001 sla -5 = 0.000 + +-1.001 sra 0 = -1.001 +-1.001 sra 1 = -0.100 +-1.001 sra 2 = -0.010 +-1.001 sra 3 = -0.001 +-1.001 sra 4 = 0.000 +-1.001 sra 5 = 0.000 + +-1.001 sra 0 = -1.001 +-1.001 sra -1 = -0.010 +-1.001 sra -2 = -0.100 +-1.001 sra -3 = -1.000 +-1.001 sra -4 = 0.000 +-1.001 sra -5 = 0.000 +Positive ufixed +U'length = 10 +U'high(left) = -1(-1) +U'low(right) = -10(-10) +U'value = B.0100000000 +U'value = 2.5e-1 + +U'length = 10 +U'high(left) = -1(-1) +U'low(right) = -10(-10) +U'value = B.0100000000 +U'value = 2.5e-1 + +U'length = 10 +U'high(left) = -1(-1) +U'low(right) = -10(-10) +U'value = B.0100000000 +U'value = 2.5e-1 + +U'length = 10 +U'high(left) = 1(1) +U'low(right) = -8(-8) +U'value = B00.01000000 +U'value = 2.5e-1 + +U'length = 10 +U'high(left) = 0(0) +U'low(right) = -9(-9) +U'value = B0.010000000 +U'value = 2.5e-1 + +U'length = 10 +U'high(left) = 0(0) +U'low(right) = -9(-9) +U'value = B0.010000000 +U'value = 2.5e-1 + +Positive sfixed +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B.010000000 +S'value = 2.5e-1 + +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B.010000000 +S'value = 2.5e-1 + +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B.010000000 +S'value = 2.5e-1 + +S'length = 10 +S'high(left) = 2(2) +S'low(right) = -7(-7) +S'value = B00.0100000 +S'value = 2.5e-1 + +S'length = 10 +S'high(left) = 1(1) +S'low(right) = -8(-8) +S'value = B0.01000000 +S'value = 2.5e-1 + +S'length = 10 +S'high(left) = 1(1) +S'low(right) = -8(-8) +S'value = B0.01000000 +S'value = 2.5e-1 + +Neg/Pos sfixed +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B-.010000000 +S'value = -2.5e-1 + +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B-.010000000 +S'value = -2.5e-1 + +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B-.010000000 +S'value = -2.5e-1 + +S'length = 10 +S'high(left) = 2(2) +S'low(right) = -7(-7) +S'value = B-00.0100000 +S'value = -2.5e-1 + +S'length = 10 +S'high(left) = 1(1) +S'low(right) = -8(-8) +S'value = B-0.01000000 +S'value = -2.5e-1 + +S'length = 10 +S'high(left) = 1(1) +S'low(right) = -8(-8) +S'value = B-0.01000000 +S'value = -2.5e-1 + +Pos/Neg sfixed +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B-.010000000 +S'value = -2.5e-1 + +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B-.010000000 +S'value = -2.5e-1 + +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B-.010000000 +S'value = -2.5e-1 + +S'length = 10 +S'high(left) = 2(2) +S'low(right) = -7(-7) +S'value = B-00.0100000 +S'value = -2.5e-1 + +S'length = 10 +S'high(left) = 1(1) +S'low(right) = -8(-8) +S'value = B-0.01000000 +S'value = -2.5e-1 + +S'length = 10 +S'high(left) = 1(1) +S'low(right) = -8(-8) +S'value = B-0.01000000 +S'value = -2.5e-1 + +Neg/Neg sfixed +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B.010000000 +S'value = 2.5e-1 + +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B.010000000 +S'value = 2.5e-1 + +S'length = 10 +S'high(left) = 0(0) +S'low(right) = -9(-9) +S'value = B.010000000 +S'value = 2.5e-1 + +S'length = 10 +S'high(left) = 2(2) +S'low(right) = -7(-7) +S'value = B00.0100000 +S'value = 2.5e-1 + +S'length = 10 +S'high(left) = 1(1) +S'low(right) = -8(-8) +S'value = B0.01000000 +S'value = 2.5e-1 + +S'length = 10 +S'high(left) = 1(1) +S'low(right) = -8(-8) +S'value = B0.01000000 +S'value = 2.5e-1 + +Test 1.1001000: +Test 1.100100: +Test -1.100100: +Test 00.011001: +Test 00.01100: +Test -00.01100: +Integer Test 00.00000: +R: Bit 11.110010: +U: Bit 11.110010: +S: Bit 11.110010: +S: Bit 00.001110: +S: Bit 3.50: +S: Bit -242: +S1'length = 130 +S1'high(left) = 13(13) +S1'low(right) = -116(-116) +S1'value = B0111101010101.01100010110111010011100101101101011111010101101000110100101010101010111011010000111011000110000101000001010010100111 +S1'value = 3.925386188115339e3 + +S2'length = 130 +S2'high(left) = 13(13) +S2'low(right) = -116(-116) +S2'value = B0010110111011.11100001100111000100101000110101111111101101000100001110010011100111000110110110010100101001010010100111100011000010 +S2'value = 1.467881291044409e3 + +R1'length = 260 +R1'high(left) = 26(26) +R1'low(right) = -233(-233) +R1'value = B00010101111110101111010000.11110010000101101010111100111010001101011101111110010111000100110100001101100001011110100000111111111110100001011011101000011010000101001110100001100100111111111100101000111011011011111100111000001011001111000010101111101110100011100 +R1'value = 5.762000945658637e6 + diff --git a/projects/eval_fixed_ja/src/eval_fixed_ja.vhd b/projects/eval_fixed_ja/src/eval_fixed_ja.vhd new file mode 100644 index 0000000..d5a2eda --- /dev/null +++ b/projects/eval_fixed_ja/src/eval_fixed_ja.vhd @@ -0,0 +1,89 @@ +---------------------------------------------------------------------------------- +-- Company: +-- Engineer: +-- +-- Create Date: 00:28:57 07/10/2006 +-- Design Name: +-- Module Name: adder_registered - Behavioral +-- Project Name: +-- Target Devices: +-- Tool versions: +-- Description: +-- +-- Dependencies: +-- +-- Revision: +-- Revision 0.01 - File Created +-- Additional Comments: +-- +---------------------------------------------------------------------------------- +library IEEE; + +USE ieee.std_logic_1164.ALL; +USE ieee.numeric_std.ALL; +use IEEE.MATH_REAL.ALL; +use std.textio.all; -- Imports the standard textio package. + +library work; +use work.fixed_ja.all; + +---- Uncomment the following library declaration if instantiating +---- any Xilinx primitives in this code. +--library UNISIM; +--use UNISIM.VComponents.all; + +entity eval_fixed_ja is + Generic ( + nbits : integer := 32; + nbits_int : integer := 2); +end eval_fixed_ja; + +architecture Behavioral of eval_fixed_ja is +--------------------------------------------------------------------- + +type my_range is range 0 downto -10; + +begin + +process +constant c1 : ufixed_t (0 downto -10) := "11111111000"; +constant c2 : ufixed_t := to_ufixed(3.141592654, nbits, 4); +constant c3 : ufixed_t := to_ufixed(1.0/3.141592654, nbits, 1); +variable t1 : ufixed_t (uproto(8,1)'range); +variable L : line; + +variable slv : string (15 downto 1) := (others => '-'); +constant jens : string (10 downto 7) := "JENS"; + + +begin + + +-- slv := (1 => '1', 2 => 'J', jens'range => jens(jens'range), others => '1'); + + slv(jens'range) := "Jens"; + slv(jens'range) := jens; + + print_info(c2, "c2"); + print_info(c3, "c3"); + + t1 := to_ufixed(c1, t1, round_to_zero, saturate); + print_info(c1, "c1"); + print_info(t1, "t1"); + + t1 := to_ufixed(c1, t1, round_half_up, saturate); + print_info(c1, "c1"); + print_info(t1, "t1"); + + print_info(to_ufixed(c2*c2, 32, 2, none, saturate), "c2*c2"); + print_info(to_ufixed(c2*c3, 32, 0, round_half_up, none), "c2*c3"); + + write (L, slv); + writeline (output, L); + + wait; +end process; + +--------------------------------------------------------------------- +end Behavioral; + diff --git a/projects/eval_fixed_ja/src/eval_fixed_ja_syn.vhd b/projects/eval_fixed_ja/src/eval_fixed_ja_syn.vhd new file mode 100644 index 0000000..f8b093e --- /dev/null +++ b/projects/eval_fixed_ja/src/eval_fixed_ja_syn.vhd @@ -0,0 +1,80 @@ +---------------------------------------------------------------------------------- +-- Company: +-- Engineer: +-- +-- Create Date: 00:28:57 07/10/2006 +-- Design Name: +-- Module Name: adder_registered - Behavioral +-- Project Name: +-- Target Devices: +-- Tool versions: +-- Description: +-- +-- Dependencies: +-- +-- Revision: +-- Revision 0.01 - File Created +-- Additional Comments: +-- +---------------------------------------------------------------------------------- +library IEEE; + +use ieee.std_logic_1164.all; +use ieee.numeric_std.all; + +library ieee_proposed; +use ieee_proposed.fixed_pkg.all; +use std.textio.all; -- Imports the standard textio package. + +library work; + +---- Uncomment the following library declaration if instantiating +---- any Xilinx primitives in this code. +--library UNISIM; +--use UNISIM.VComponents.all; + +entity eval_fixed_ja is + Generic ( + nbits : integer := 8; + nbits_int : integer := 0 + ); + Port + ( + srst : in std_logic; + clk : in std_logic; + di1 : in std_logic_vector(nbits-1 downto 0); + di2 : in std_logic_vector(nbits-1 downto 0); + in_valid : in std_logic; + do : out std_logic_vector(nbits-1 downto 0); + out_valid : out std_logic + ); + +end eval_fixed_ja; + +architecture Behavioral of eval_fixed_ja is +signal op1, op2 : sfixed(nbits_int downto -(nbits-1)); +signal result : sfixed(2*nbits_int downto -(2*nbits-1)); +begin + +op1 <= to_sfixed(di1, op1); +op2 <= to_sfixed(di2, op2); + +do <= to_slv(resize(result, op1, false, false)); + +--------------------------------------------------------------------- +process(srst, clk, in_valid, di1, di2) +begin + if rising_edge(clk) then + if srst = '1' then + result <= (others => '0'); + elsif in_valid = '1' then + result <= op1 * op2; + end if; + out_valid <= in_valid; + end if; +end process; + + +--------------------------------------------------------------------- +end Behavioral; + diff --git a/projects/eval_fixed_ja/src/tb_eval_fixed_ja.vhd b/projects/eval_fixed_ja/src/tb_eval_fixed_ja.vhd new file mode 100644 index 0000000..4f8f2d6 --- /dev/null +++ b/projects/eval_fixed_ja/src/tb_eval_fixed_ja.vhd @@ -0,0 +1,1033 @@ +---------------------------------------------------------------------------------- +-- Company: +-- Engineer: +-- +-- Create Date: 00:28:57 07/10/2006 +-- Design Name: +-- Module Name: tb_eval_fixed_ja - Behavioral +-- Project Name: +-- Target Devices: +-- Tool versions: +-- Description: +-- +-- Dependencies: +-- +-- Revision: +-- Revision 0.01 - File Created +-- Additional Comments: +-- +---------------------------------------------------------------------------------- +library IEEE; + +USE ieee.std_logic_1164.ALL; +USE ieee.numeric_std.ALL; +use IEEE.MATH_REAL.ALL; +use std.textio.all; -- Imports the standard textio package. + +library work; +use work.fixed_ja.all; +use work.PCK_FIO.all; + +---- Uncomment the following library declaration if instantiating +---- any Xilinx primitives in this code. +--library UNISIM; +--use UNISIM.VComponents.all; + +entity tb_eval_fixed_ja is + Generic ( + nbits : integer := 32; + nbits_int : integer := 2; + halt_on_error : boolean := true); + +end tb_eval_fixed_ja; + +architecture Behavioral of tb_eval_fixed_ja is +--------------------------------------------------------------------- + +type my_range is range 0 downto -10; + +--------------------------------------------------------------------- +procedure PerformRoundTest (op1 : in ufixed_t; required : in ufixed_t; rnd : in round_mode_t; sat : in saturate_mode_t) is +variable result : ufixed_t(required'range); +variable bad_result : boolean := false; + +variable L : line; +begin + + result := to_ufixed(op1, required, rnd, sat); + bad_result := not(result = required); + + write (L, "U: " & to_string(op1) & " => " & to_string(result)); + + if bad_result then + write (L, String'(" ...failed")); + writeline (output, L); + writeline (output, L); + write (L, String'("Bad result. Should be:") & CR & LF); + write (L, to_string(op1) & " => " & to_string(required)); + writeline (output, L); + writeline (output, L); + else + write (L, String'(" ...passed")); + writeline (output, L); + end if; + + assert not (bad_result and halt_on_error) report "Test failed" severity error; + +end PerformRoundTest; + +--------------------------------------------------------------------- +procedure PerformRoundTest (op1 : in sfixed_t; required : in sfixed_t; rnd : in round_mode_t; sat : in saturate_mode_t) is +variable result : sfixed_t(required'range); +variable bad_result : boolean := false; + +variable L : line; +begin + + result := to_sfixed(op1, required, rnd, sat); + bad_result := not(result = required); + + write (L, "S: " & to_string(op1) & " => " & to_string(result)); + + if bad_result then + write (L, String'(" ...failed")); + writeline (output, L); + writeline (output, L); + write (L, String'("Bad result. Should be:") & CR & LF); + write (L, to_string(op1) & " => " & to_string(required)); + writeline (output, L); + writeline (output, L); + else + write (L, String'(" ...passed")); + writeline (output, L); + end if; + + assert not (bad_result and halt_on_error) report "Test failed" severity error; + +end PerformRoundTest; + +--------------------------------------------------------------------- +procedure PerformArithTest (op1 : in ufixed_t; op : in character; op2 : in ufixed_t; required : in ufixed_t) is +variable result : ufixed_t(required'range); +variable bad_result : boolean := false; + +variable L : line; +begin + + case op is + when '+' => + result := op1 + op2; + + when '-' => + result := op1 - op2; + + when '*' => + result := op1 * op2; + + when others => + assert false report "PerformArithTest: Bad operand" severity error; + + end case; + + bad_result := not(result = required); + + write (L, "U: " & to_string(op1) & " " & op & " " & to_string(op2) & " = " & to_string(result)); + + if bad_result then + write (L, String'(" ...failed")); + writeline (output, L); + writeline (output, L); + write (L, String'("Bad result. Should be:") & CR & LF); + write (L, to_string(op1) & " " & op & " " & to_string(op2) & " = " & to_string(required)); + writeline (output, L); + writeline (output, L); + else + write (L, String'(" ...passed")); + writeline (output, L); + end if; + + assert not (bad_result and halt_on_error) report "Test failed" severity error; + +end PerformArithTest; + +--------------------------------------------------------------------- +procedure PerformArithTest (op1 : in sfixed_t; op : in character; op2 : in sfixed_t; required : in sfixed_t) is +variable result : sfixed_t(required'range); +variable bad_result : boolean := false; + +variable L : line; +begin + + case op is + when '+' => + result := op1 + op2; + + when '-' => + result := op1 - op2; + + when '*' => + result := op1 * op2; + + when others => + assert false report "PerformArithTest: Bad operand" severity error; + + end case; + + bad_result := not(result = required); + + write (L, "S: " & to_string(op1) & " " & op & " " & to_string(op2) & " = " & to_string(result)); + + if bad_result then + write (L, String'(" ...failed")); + writeline (output, L); + writeline (output, L); + write (L, String'("Bad result. Should be:") & CR & LF); + write (L, to_string(op1) & " " & op & " " & to_string(op2) & " = " & to_string(required)); + writeline (output, L); + writeline (output, L); + else + write (L, String'(" ...passed")); + writeline (output, L); + end if; + + assert not (bad_result and halt_on_error) report "Test failed" severity error; + +end PerformArithTest; + +--------------------------------------------------------------------- +begin + +process + +variable rnd : round_mode_t := none; +variable sat : saturate_mode_t := none; +file RESULT: text open write_mode is "STD_OUTPUT"; +file file_sum_test_u: text open write_mode is "sum_test_u.txt"; +file file_sum_test_s: text open write_mode is "sum_test_s.txt"; +variable L, STR: line; +constant uconst0 : ufixed_t := to_ufixed(string'("1.000")); +constant sconst0 : sfixed_t := to_sfixed(string'("1.000")); +constant uconst1 : ufixed_t := to_ufixed(string'("1.001")); +constant sconst1 : sfixed_t := to_sfixed(string'("1.001")); +constant s1 : sfixed_t := to_sfixed(string'("0111101010101.01100010110111010011100101101101011111010101101000110100101010101010111011010000111011000110000101000001010010100111")); +constant s2 : sfixed_t := to_sfixed(string'("0010110111011.11100001100111000100101000110101111111101101000100001110010011100111000110110110010100101001010010100111100011000010")); +variable r1 : sfixed_t(sproto(s1, '*', s2)'range); +variable ures : ufixed_t(uconst0'range); +variable sres : sfixed_t(sconst0'range); +constant incu : ufixed_t := to_ufixed(string'(".0000001")); +variable yu : ufixed_t(uproto(4,0)'range); +variable xu : ufixed_t(uproto(8,1)'range); +constant incs : sfixed_t := to_sfixed(string'(".0000001")); +variable ys : sfixed_t(sproto(5,0)'range); +variable xs : sfixed_t(sproto(9,1)'range); +begin + +-- slv := (1 => '1', 2 => 'J', jens'range => jens(jens'range), others => '1'); + + rnd := round_nearest; + sat := saturate; + + -- 1.) Sum test + xu := to_ufixed(0, xu); + for i in 0 to 2**xu'length-1 loop + yu := to_ufixed(xu, yu, rnd, sat); + fprint(file_sum_test_u, L,"%s %s\n", REAL'image(to_real(xu)), REAL'image(to_real(yu))); +-- fprint(file_sum_test_u, L,"%s %s\n", to_string(xu), to_string(yu)); + xu := xu + 1; + end loop; + xs := to_sfixed(-(2**(xs'length-1)-1), xs); + for i in 0 to 2**xs'length-1 loop + ys := to_sfixed(xs, ys, rnd, sat); + fprint(file_sum_test_s, L,"%s %s\n", REAL'image(to_real(xs)), REAL'image(to_real(ys))); +-- fprint(file_sum_test_s, L,"%s %s\n", to_string(xs), to_string(ys)); + xs := xs + 1; + end loop; + + write (L, String'("Fixed Point Library Testbench 0.1")); + writeline (output, L); + + write (L, String'("----------------------" & CR & LF)); + write (L, String'(" Without saturation " & CR & LF)); + write (L, String'("----------------------" & CR & LF)); + writeline (output, L); + + --------------------------------------------------------------------- + write (L, String'("* No rounding" & CR & LF)); + writeline (output, L); + + rnd := none; + sat := none; + + PerformRoundTest (to_ufixed(string'("101.0011")), to_ufixed(string'("01.0011")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.001101")), to_ufixed(string'("001.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.01")), to_ufixed(string'("1.0")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1010.1")), to_ufixed(string'("10.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.11")), to_ufixed(string'("101.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".11")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".1011")), to_ufixed(string'("0.10")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.0000000001")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.0")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.000000001")), to_ufixed(string'("10.000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.10")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.1010")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("101.0011")), to_sfixed(string'("01.0011")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.001101")), to_sfixed(string'("-001.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-101.01")), to_sfixed(string'("-1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1010.1")), to_sfixed(string'("10.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.11")), to_sfixed(string'("101.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-.11")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-.1011")), to_sfixed(string'("-0.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.0000000001")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000001")), to_sfixed(string'("-1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000001")), to_sfixed(string'("-1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.000000001")), to_sfixed(string'("-10.000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.101")), to_sfixed(string'("-10.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("10.1010")), rnd, sat); + + --------------------------------------------------------------------- + writeline (output, L); + write (L, String'("* Round to zero" & CR & LF)); + writeline (output, L); + + rnd := round_to_zero; + sat := none; + + PerformRoundTest (to_ufixed(string'("101.0011")), to_ufixed(string'("01.0011")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.001101")), to_ufixed(string'("001.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.01")), to_ufixed(string'("1.0")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1010.1")), to_ufixed(string'("10.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.11")), to_ufixed(string'("101.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".11")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".1011")), to_ufixed(string'("0.10")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.0000000001")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.0")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.000000001")), to_ufixed(string'("10.000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.10")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.1010")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("101.0011")), to_sfixed(string'("01.0011")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.001101")), to_sfixed(string'("-001.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-101.01")), to_sfixed(string'("-1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1010.1")), to_sfixed(string'("10.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.11")), to_sfixed(string'("101.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-.11")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-.1011")), to_sfixed(string'("-0.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.0000000001")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000001")), to_sfixed(string'("-1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000001")), to_sfixed(string'("-1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.000000001")), to_sfixed(string'("-10.000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.101")), to_sfixed(string'("-10.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("10.1010")), rnd, sat); + + --------------------------------------------------------------------- + + writeline (output, L); + write (L, String'("* Round to infinity" & CR & LF)); + writeline (output, L); + + rnd := round_pos_infinity; + sat := none; + + PerformRoundTest (to_ufixed(string'("101.0011")), to_ufixed(string'("01.0011")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.001101")), to_ufixed(string'("010.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.01")), to_ufixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1010.1")), to_ufixed(string'("11.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.11")), to_ufixed(string'("110.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".11")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".1011")), to_ufixed(string'("0.11")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.0000000001")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.000000001")), to_ufixed(string'("10.001")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.11")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.1010")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("101.0011")), to_sfixed(string'("01.0011")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.001101")), to_sfixed(string'("-010.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-101.01")), to_sfixed(string'("-1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1010.1")), to_sfixed(string'("11.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.11")), to_sfixed(string'("110.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-.11")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-.1011")), to_sfixed(string'("-0.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.0000000001")), to_sfixed(string'("1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000001")), to_sfixed(string'("-1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.0000000001")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.000000001")), to_sfixed(string'("-10.000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.101")), to_sfixed(string'("-10.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("10.1010")), rnd, sat); + + --------------------------------------------------------------------- + writeline (output, L); + write (L, String'("* Round half up" & CR & LF)); + writeline (output, L); + + rnd := round_half_up; + sat := none; + + PerformRoundTest (to_ufixed(string'("101.0011")), to_ufixed(string'("01.0011")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.001101")), to_ufixed(string'("001.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.01")), to_ufixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1010.1")), to_ufixed(string'("11.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.11")), to_ufixed(string'("110.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".11")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".1011")), to_ufixed(string'("0.11")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.0000000001")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.0")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.000000001")), to_ufixed(string'("10.000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.11")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.1010")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("101.0011")), to_sfixed(string'("01.0011")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.001101")), to_sfixed(string'("-010.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-101.01")), to_sfixed(string'("-1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1010.1")), to_sfixed(string'("11.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.11")), to_sfixed(string'("110.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-.11")), to_sfixed(string'("-1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-.1011")), to_sfixed(string'("-0.11")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.0000000001")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000001")), to_sfixed(string'("-1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.0000000001")), to_sfixed(string'("1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.000000001")), to_sfixed(string'("-10.000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.1011")), to_sfixed(string'("-10.11")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.101")), to_sfixed(string'("-10.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-0.1111")), to_sfixed(string'("-0.111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-0.11110")), to_sfixed(string'("-0.111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-0.11111")), to_sfixed(string'("-1.000")), rnd, sat); + + --------------------------------------------------------------------- + writeline (output, L); + write (L, String'("* Round convergent" & CR & LF)); + writeline (output, L); + + rnd := round_convergent; + sat := none; + + PerformRoundTest (to_ufixed(string'("01.001")), to_ufixed(string'("01.00")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.0010")), to_ufixed(string'("01.00")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.0011")), to_ufixed(string'("01.01")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.011")), to_ufixed(string'("01.10")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.0110")), to_ufixed(string'("01.10")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.0111")), to_ufixed(string'("01.10")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("01.001")), to_sfixed(string'("01.00")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.0010")), to_sfixed(string'("01.00")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.0011")), to_sfixed(string'("01.01")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.011")), to_sfixed(string'("01.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.0110")), to_sfixed(string'("01.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.0111")), to_sfixed(string'("01.10")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("-01.001")), to_sfixed(string'("-01.00")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0010")), to_sfixed(string'("-01.00")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0011")), to_sfixed(string'("-01.01")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.011")), to_sfixed(string'("-01.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0110")), to_sfixed(string'("-01.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0111")), to_sfixed(string'("-01.10")), rnd, sat); + + --------------------------------------------------------------------- + + writeline (output, L); + write (L, String'("----------------------" & CR & LF)); + write (L, String'(" With saturation " & CR & LF)); + write (L, String'("----------------------" & CR & LF)); + writeline (output, L); + + write (L, String'("* No rounding" & CR & LF)); + writeline (output, L); + + rnd := none; + sat := saturate; + + PerformRoundTest (to_ufixed(string'("101.0011")), to_ufixed(string'("11.1111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.001101")), to_ufixed(string'("001.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.01")), to_ufixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1010.1")), to_ufixed(string'("11.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.11")), to_ufixed(string'("101.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".11")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".1011")), to_ufixed(string'("0.10")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.0000000001")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.0")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.000000001")), to_ufixed(string'("10.000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'(".111111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.10")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.1010")), rnd, sat); + + PerformRoundTest (to_ufixed(string'("1.0000")), to_ufixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.000")), to_ufixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("11.000")), to_ufixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.1000")), to_ufixed(string'(".10000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("00.100")), to_ufixed(string'(".10000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0001")), to_ufixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.001")), to_ufixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.010")), to_ufixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("11.001")), to_ufixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.1001")), to_ufixed(string'(".10010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("00.101")), to_ufixed(string'(".10100")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.000000000000000001")), to_ufixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.00000000000000001")), to_ufixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.00000000000000")), to_ufixed(string'(".111111111111111")), rnd, sat); + + + PerformRoundTest (to_sfixed(string'("-101.0011")), to_sfixed(string'("-11.1111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.001101")), to_sfixed(string'("001.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.01")), to_sfixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1010.1")), to_sfixed(string'("11.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.11")), to_sfixed(string'("101.")), rnd, sat); + PerformRoundTest (to_sfixed(string'(".11")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'(".1011")), to_sfixed(string'("0.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-0.0000000001")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000001")), to_sfixed(string'("-1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.0000000001")), to_sfixed(string'("1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.000000001")), to_sfixed(string'("10.000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.")), to_sfixed(string'("-.111111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-0.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.101")), to_sfixed(string'("-010.1010")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.101")), to_sfixed(string'("-10.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-10.101")), to_sfixed(string'("-10.1010")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("-1.0000")), to_sfixed(string'("-.11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.000")), to_sfixed(string'("-.11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-11.000")), to_sfixed(string'("-.11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-0.1000")), to_sfixed(string'("-.10000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-00.100")), to_sfixed(string'("-.10000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0001")), to_sfixed(string'("-.11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.001")), to_sfixed(string'("-.11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.010")), to_sfixed(string'("-.11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-11.001")), to_sfixed(string'("-.11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-0.1001")), to_sfixed(string'("-.10010")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-00.101")), to_sfixed(string'("-.10100")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("-1.000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.00000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.00000000000000")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.000000000000000001")), to_sfixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.00000000000000001")), to_sfixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.00000000000000")), to_sfixed(string'(".111111111111111")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("1.0000")), to_sfixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.000")), to_sfixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.1000")), to_sfixed(string'(".10000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("00.100")), to_sfixed(string'(".10000")), rnd, sat); + + + --------------------------------------------------------------------- + + writeline (output, L); + write (L, String'("* Round to zero" & CR & LF)); + writeline (output, L); + + rnd := round_to_zero; + sat := saturate; + + PerformRoundTest (to_ufixed(string'("101.0011")), to_ufixed(string'("11.1111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.001101")), to_ufixed(string'("001.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.01")), to_ufixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1010.1")), to_ufixed(string'("11.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.11")), to_ufixed(string'("101.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".11")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".1011")), to_ufixed(string'("0.10")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.0000000001")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.0")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.000000001")), to_ufixed(string'("10.000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'(".111111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.10")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.000000000000000001")), to_ufixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.00000000000000001")), to_ufixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.00000000000000")), to_ufixed(string'(".111111111111111")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("101.0011")), to_sfixed(string'("11.1111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.001101")), to_sfixed(string'("001.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.01")), to_sfixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1010.1")), to_sfixed(string'("11.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.11")), to_sfixed(string'("101.")), rnd, sat); + PerformRoundTest (to_sfixed(string'(".11")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'(".1011")), to_sfixed(string'("0.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.0000000001")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.0000000001")), to_sfixed(string'("1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.0000000001")), to_sfixed(string'("1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.000000001")), to_sfixed(string'("10.000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'(".111111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("10.10")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("10.1010")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("-1.000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.00000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.00000000000000")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.000000000000000001")), to_sfixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.00000000000000001")), to_sfixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.00000000000000")), to_sfixed(string'(".111111111111111")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("1.0000")), to_sfixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.000")), to_sfixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.1000")), to_sfixed(string'(".10000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("00.100")), to_sfixed(string'(".10000")), rnd, sat); + + --------------------------------------------------------------------- + + writeline (output, L); + write (L, String'("* Round to infinity" & CR & LF)); + writeline (output, L); + + rnd := round_pos_infinity; + sat := saturate; + + PerformRoundTest (to_ufixed(string'("101.0011")), to_ufixed(string'("11.1111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.001101")), to_ufixed(string'("010.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.01")), to_ufixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1010.1")), to_ufixed(string'("11.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.11")), to_ufixed(string'("110.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".11")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".1011")), to_ufixed(string'("0.11")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.0000000001")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.000000001")), to_ufixed(string'("10.001")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'(".111111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.11")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.000000000000000001")), to_ufixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.00000000000000001")), to_ufixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.00000000000000")), to_ufixed(string'(".111111111111111")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("101.0011")), to_sfixed(string'("11.1111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.001101")), to_sfixed(string'("010.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.01")), to_sfixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1010.1")), to_sfixed(string'("11.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.11")), to_sfixed(string'("110.")), rnd, sat); + PerformRoundTest (to_sfixed(string'(".11")), to_sfixed(string'("1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'(".1011")), to_sfixed(string'("0.11")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.0000000001")), to_sfixed(string'("1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.0000000001")), to_sfixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.0000000001")), to_sfixed(string'("1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.000000001")), to_sfixed(string'("10.001")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'(".111111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("10.11")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("10.1010")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("-1.000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.00000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.00000000000000")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.000000000000000001")), to_sfixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.00000000000000001")), to_sfixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.00000000000000")), to_sfixed(string'(".111111111111111")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("1.0000")), to_sfixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.000")), to_sfixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.1000")), to_sfixed(string'(".10000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("00.100")), to_sfixed(string'(".10000")), rnd, sat); + + --------------------------------------------------------------------- + + writeline (output, L); + write (L, String'("* Round half up" & CR & LF)); + writeline (output, L); + + rnd := round_half_up; + sat := saturate; + + PerformRoundTest (to_ufixed(string'("101.0011")), to_ufixed(string'("11.1111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.001101")), to_ufixed(string'("001.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.01")), to_ufixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1010.1")), to_ufixed(string'("11.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("101.11")), to_ufixed(string'("110.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".11")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'(".1011")), to_ufixed(string'("0.11")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.0000000001")), to_ufixed(string'("0.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.0")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.0000000001")), to_ufixed(string'("1.")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.000000001")), to_ufixed(string'("10.000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.")), to_ufixed(string'(".111111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("0.")), to_ufixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.11")), rnd, sat); + PerformRoundTest (to_ufixed(string'("10.101")), to_ufixed(string'("10.1010")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.000000000000000001")), to_ufixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("01.00000000000000001")), to_ufixed(string'(".111111111111111")), rnd, sat); + PerformRoundTest (to_ufixed(string'("1.00000000000000")), to_ufixed(string'(".111111111111111")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("101.0011")), to_sfixed(string'("11.1111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.001101")), to_sfixed(string'("001.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.01")), to_sfixed(string'("1.1")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1010.1")), to_sfixed(string'("11.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("101.11")), to_sfixed(string'("110.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-.11")), to_sfixed(string'("-1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-.1")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'(".1011")), to_sfixed(string'("0.11")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.0000000001")), to_sfixed(string'("0.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.0000000001")), to_sfixed(string'("1.0")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.0000000001")), to_sfixed(string'("1.")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.000000001")), to_sfixed(string'("10.000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'("1.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'("0.00000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("1.")), to_sfixed(string'(".111111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.")), to_sfixed(string'(".000000000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("010.1010")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("10.11")), rnd, sat); + PerformRoundTest (to_sfixed(string'("10.101")), to_sfixed(string'("10.1010")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("-1.000000000000000000")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.00000000000000000")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.00000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0000000000000")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0000000000000")), to_sfixed(string'("-.11111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0000000000001")), to_sfixed(string'("-.11111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0000000000000")), to_sfixed(string'("-.1111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0000000000001")), to_sfixed(string'("-.1111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-00.1111111111111")), to_sfixed(string'("-.111111111111100")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-00.111111111111111")), to_sfixed(string'("-.11111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-00.111111111111111")), to_sfixed(string'("-1.0000000000000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.00000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.00000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.000000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.00000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.000000000000000000001")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.000000000000000011")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.00000000000000011")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000000000000011")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.000000000000000011")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.00000000000000000011")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.0000000000000000011")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.000000000000000000011")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.00000000000000000011")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.0000000000000000000011")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-01.000000000000000000011")), to_sfixed(string'("-.111111111111111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("-1.00000000000000")), to_sfixed(string'("-.111111111111111")), rnd, sat); + + PerformRoundTest (to_sfixed(string'("1.0000")), to_sfixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("01.000")), to_sfixed(string'(".11111")), rnd, sat); + PerformRoundTest (to_sfixed(string'("0.1000")), to_sfixed(string'(".10000")), rnd, sat); + PerformRoundTest (to_sfixed(string'("00.100")), to_sfixed(string'(".10000")), rnd, sat); + + --------------------------------------------------------------------- + + writeline (output, L); + write (L, String'("----------------------" & CR & LF)); + write (L, String'(" Arithmetic Test " & CR & LF)); + write (L, String'("----------------------" & CR & LF)); + +if true then + + PerformArithTest(to_ufixed(0.500, 8, 0), '+', to_ufixed(0.250, 8, 0), to_ufixed(0.500 + 0.250, 9, 1)); + PerformArithTest(to_ufixed(0.375, 8, 0), '+', to_ufixed(0.250, 8, 0), to_ufixed(0.375 + 0.250, 9, 1)); + PerformArithTest(to_ufixed(0.375, 8, 1), '-', to_ufixed(0.250, 8, 0), to_ufixed(0.375 - 0.250, 9, 1)); + PerformArithTest(to_ufixed(0.500, 8, 0), '+', to_ufixed(0.250, 8, 0), to_ufixed(0.500 + 0.250, 9, 1)); + PerformArithTest(to_ufixed(0.500, 8, 0), '-', to_ufixed(0.250, 8, 0), to_ufixed(0.500 - 0.250, 8, 0)); + PerformArithTest(to_ufixed(0.250, 8, 0), '+', to_ufixed(0.250, 8, 0), to_ufixed(0.250 + 0.250, 9, 1)); + PerformArithTest(to_ufixed(0.250, 8, 0), '-', to_ufixed(0.250, 8, 0), to_ufixed(0.250 - 0.250, 8, 0)); + PerformArithTest(to_ufixed(0.250, 4, 0), '+', to_ufixed(0.250, 8, 3), to_ufixed(0.250 + 0.250, 8, 3)); + + PerformArithTest(to_ufixed(string'("1.0000")), '+', to_ufixed(string'("1.0000")), to_ufixed(string'("10.0000"))); + PerformArithTest(to_ufixed(string'("0.1001")), '+', to_ufixed(string'("0.0110")), to_ufixed(string'("00.1111"))); + PerformArithTest(to_ufixed(string'("0.0011")), '+', to_ufixed(string'("0.0110")), to_ufixed(string'("00.1001"))); + PerformArithTest(to_ufixed(string'("0.1111")), '+', to_ufixed(string'("1.0001")), to_ufixed(string'("10.0000"))); + PerformArithTest(to_ufixed(string'("10.0000")), '-', to_ufixed(string'("1.0000")), to_ufixed(string'("01.0000"))); + PerformArithTest(to_ufixed(string'("00.1111")), '-', to_ufixed(string'("0.1001")), to_ufixed(string'("00.0110"))); + PerformArithTest(to_ufixed(string'("00.1001")), '-', to_ufixed(string'("0.0011")), to_ufixed(string'("00.0110"))); + PerformArithTest(to_ufixed(string'("10.0000")), '-', to_ufixed(string'("0.1111")), to_ufixed(string'("01.0001"))); + + PerformArithTest(to_ufixed(0.500, 8, 0), '*', to_ufixed(4.500, 8, 3), to_ufixed(0.500 * 4.500, 16, 2)); + PerformArithTest(to_ufixed(0.500, 8, 0), '*', to_ufixed(0.500, 8, 0), to_ufixed(0.500 * 0.500, 16, 0)); + PerformArithTest(to_ufixed(0.500, 8, 1), '*', to_ufixed(0.500, 8, 0), to_ufixed(0.500 * 0.500, 16, 0)); + PerformArithTest(to_ufixed(0.500, 8, 1), '*', to_ufixed(0.500, 8, 1), to_ufixed(0.500 * 0.500, 16, 2)); + + PerformArithTest(to_ufixed(0.500, 8, 1), '*', to_ufixed(0.500, 8, 0), to_ufixed(0.500 * 0.500, 16, 0)); + PerformArithTest(to_ufixed(0.500, 8, 2), '*', to_ufixed(0.500, 8, 1), to_ufixed(0.500 * 0.500, 16, 3)); + PerformArithTest(to_ufixed(1.500, 9, 2), '*', to_ufixed(0.500, 8, 0), to_ufixed(1.500 * 0.500, 17, 1)); + PerformArithTest(to_ufixed(0.500, 8, 0), '*', to_ufixed(1.500, 9, 2), to_ufixed(1.500 * 0.500, 17, 1)); + PerformArithTest(to_ufixed(1.500, 8, 2), '*', to_ufixed(0.500, 9, 0), to_ufixed(1.500 * 0.500, 17, 1)); + PerformArithTest(to_ufixed(0.500, 9, 0), '*', to_ufixed(1.500, 8, 2), to_ufixed(1.500 * 0.500, 17, 1)); + + PerformArithTest(to_sfixed(0.375, 4, 0), '+', to_sfixed(0.250, 8, 0), to_sfixed(0.375 + 0.250, 9, 1)); + PerformArithTest(to_sfixed(0.375, 8, 0), '-', to_sfixed(0.250, 8, 0), to_sfixed(0.375 - 0.250, 8, 0)); + PerformArithTest(to_sfixed(0.500, 8, 0), '+', to_sfixed(0.250, 8, 0), to_sfixed(0.500 + 0.250, 9, 1)); + PerformArithTest(to_sfixed(0.500, 8, 0), '-', to_sfixed(0.250, 8, 0), to_sfixed(0.500 - 0.250, 8, 0)); + PerformArithTest(to_sfixed(0.250, 8, 0), '+', to_sfixed(0.250, 8, 0), to_sfixed(0.250 + 0.250, 9, 1)); + PerformArithTest(to_sfixed(0.250, 8, 0), '-', to_sfixed(0.250, 8, 0), to_sfixed(0.250 - 0.250, 8, 0)); + PerformArithTest(to_sfixed(0.250, 4, 0), '+', to_sfixed(0.250, 8, 3), to_sfixed(0.250 + 0.250, 8, 3)); + PerformArithTest(to_sfixed(-0.500, 4, 0), '*', to_sfixed(4.500, 8, 3), to_sfixed(-0.500 * 4.500, 12, 2)); + PerformArithTest(to_sfixed(-0.500, 8, 0), '*', to_sfixed(0.500, 8, 0), to_sfixed(-0.500 * 0.500, 16, 0)); + PerformArithTest(to_sfixed(-0.500, 8, 1), '*', to_sfixed(0.500, 8, 0), to_sfixed(-0.500 * 0.500, 16, 0)); + PerformArithTest(to_sfixed(-0.500, 8, 1), '*', to_sfixed(0.500, 8, 1), to_sfixed(-0.500 * 0.500, 16, 2)); + PerformArithTest(to_sfixed(0.500, 4, 0), '*', to_sfixed(4.500, 8, 3), to_sfixed(0.500 * 4.500, 12, 2)); + PerformArithTest(to_sfixed(0.500, 8, 0), '*', to_sfixed(0.500, 8, 0), to_sfixed(0.500 * 0.500, 16, 0)); + PerformArithTest(to_sfixed(0.500, 8, 1), '*', to_sfixed(0.500, 8, 0), to_sfixed(0.500 * 0.500, 16, 0)); + PerformArithTest(to_sfixed(0.500, 8, 1), '*', to_sfixed(0.500, 8, 1), to_sfixed(0.500 * 0.500, 16, 2)); + + fprint(RESULT, L, "Test finished\n\n"); + +end if; +if true then + + fprint(RESULT, L, "\nPositive ufixed\n"); + for i in 0 to uconst0'length loop + ures := uconst0 sla i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(uconst0), fo(i), to_string(ures)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to uconst0'length loop + ures := uconst0 sla -i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(uconst0), fo(-i), to_string(ures)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to uconst0'length loop + ures := uconst0 sra i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(uconst0), fo(i), to_string(ures)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to uconst0'length loop + ures := uconst0 sra -i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(uconst0), fo(-i), to_string(ures)); + end loop; + + fprint(RESULT, L, "\nPositive sfixed\n"); + for i in 0 to sconst0'length loop + sres := sconst0 sla i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(sconst0), fo(i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst0'length loop + sres := sconst0 sla -i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(sconst0), fo(-i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst0'length loop + sres := sconst0 sra i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(sconst0), fo(i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst0'length loop + sres := sconst0 sra -i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(sconst0), fo(-i), to_string(sres)); + end loop; + + fprint(RESULT, L, "\nNegative sfixed\n"); + for i in 0 to sconst0'length loop + sres := -sconst0 sla i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(-sconst0), fo(i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst0'length loop + sres := -sconst0 sla -i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(-sconst0), fo(-i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst0'length loop + sres := -sconst0 sra i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(-sconst0), fo(i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst0'length loop + sres := -sconst0 sra -i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(-sconst0), fo(-i), to_string(sres)); + end loop; + + + fprint(RESULT, L, "\nPositive ufixed\n"); + for i in 0 to uconst1'length loop + ures := uconst1 sla i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(uconst1), fo(i), to_string(ures)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to uconst1'length loop + ures := uconst1 sla -i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(uconst1), fo(-i), to_string(ures)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to uconst1'length loop + ures := uconst1 sra i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(uconst1), fo(i), to_string(ures)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to uconst1'length loop + ures := uconst1 sra -i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(uconst1), fo(-i), to_string(ures)); + end loop; + + fprint(RESULT, L, "\nPositive sfixed\n"); + for i in 0 to sconst1'length loop + sres := sconst1 sla i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(sconst1), fo(i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst1'length loop + sres := sconst1 sla -i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(sconst1), fo(-i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst1'length loop + sres := sconst1 sra i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(sconst1), fo(i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst1'length loop + sres := sconst1 sra -i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(sconst1), fo(-i), to_string(sres)); + end loop; + + fprint(RESULT, L, "\nNegative sfixed\n"); + for i in 0 to sconst1'length loop + sres := -sconst1 sla i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(-sconst1), fo(i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst1'length loop + sres := -sconst1 sla -i; + fprint(RESULT, L, "%s sla %d = %s\n", to_string(-sconst1), fo(-i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst1'length loop + sres := -sconst1 sra i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(-sconst1), fo(i), to_string(sres)); + end loop; + fprint(RESULT, L, "\n"); + for i in 0 to sconst1'length loop + sres := -sconst1 sra -i; + fprint(RESULT, L, "%s sra %d = %s\n", to_string(-sconst1), fo(-i), to_string(sres)); + end loop; + +end if; + +if true then + write (L, String'("Positive ufixed"));writeline (output, L); + print_info(to_ufixed(0.5,5,0)*to_ufixed(0.5,5,0), string'("U")); + print_info(to_ufixed(0.5,5,1)*to_ufixed(0.5,5,0), string'("U")); + print_info(to_ufixed(0.5,5,0)*to_ufixed(0.5,5,1), string'("U")); + print_info(to_ufixed(0.5,5,1)*to_ufixed(0.5,5,1), string'("U")); + print_info(to_ufixed(0.5,5,0)*to_ufixed(0.5,5,2), string'("U")); + print_info(to_ufixed(0.5,5,2)*to_ufixed(0.5,5,0), string'("U")); + + write (L, String'("Positive sfixed"));writeline (output, L); + print_info(to_sfixed(0.5,5,0)*to_sfixed(0.5,5,0), string'("S")); + print_info(to_sfixed(0.5,5,1)*to_sfixed(0.5,5,0), string'("S")); + print_info(to_sfixed(0.5,5,0)*to_sfixed(0.5,5,1), string'("S")); + print_info(to_sfixed(0.5,5,1)*to_sfixed(0.5,5,1), string'("S")); + print_info(to_sfixed(0.5,5,0)*to_sfixed(0.5,5,2), string'("S")); + print_info(to_sfixed(0.5,5,2)*to_sfixed(0.5,5,0), string'("S")); + + write (L, String'("Neg/Pos sfixed"));writeline (output, L); + print_info(to_sfixed(-0.5,5,0)*to_sfixed(0.5,5,0), string'("S")); + print_info(to_sfixed(-0.5,5,1)*to_sfixed(0.5,5,0), string'("S")); + print_info(to_sfixed(-0.5,5,0)*to_sfixed(0.5,5,1), string'("S")); + print_info(to_sfixed(-0.5,5,1)*to_sfixed(0.5,5,1), string'("S")); + print_info(to_sfixed(-0.5,5,0)*to_sfixed(0.5,5,2), string'("S")); + print_info(to_sfixed(-0.5,5,2)*to_sfixed(0.5,5,0), string'("S")); + + write (L, String'("Pos/Neg sfixed"));writeline (output, L); + print_info(to_sfixed(0.5,5,0)*to_sfixed(-0.5,5,0), string'("S")); + print_info(to_sfixed(0.5,5,1)*to_sfixed(-0.5,5,0), string'("S")); + print_info(to_sfixed(0.5,5,0)*to_sfixed(-0.5,5,1), string'("S")); + print_info(to_sfixed(0.5,5,1)*to_sfixed(-0.5,5,1), string'("S")); + print_info(to_sfixed(0.5,5,0)*to_sfixed(-0.5,5,2), string'("S")); + print_info(to_sfixed(0.5,5,2)*to_sfixed(-0.5,5,0), string'("S")); + + write (L, String'("Neg/Neg sfixed"));writeline (output, L); + print_info(to_sfixed(-0.5,5,0)*to_sfixed(-0.5,5,0), string'("S")); + print_info(to_sfixed(-0.5,5,1)*to_sfixed(-0.5,5,0), string'("S")); + print_info(to_sfixed(-0.5,5,0)*to_sfixed(-0.5,5,1), string'("S")); + print_info(to_sfixed(-0.5,5,1)*to_sfixed(-0.5,5,1), string'("S")); + print_info(to_sfixed(-0.5,5,0)*to_sfixed(-0.5,5,2), string'("S")); + print_info(to_sfixed(-0.5,5,2)*to_sfixed(-0.5,5,0), string'("S")); + + fprint(RESULT, L,"Test %s:\n", to_string(to_sfixed(to_ufixed(to_ufixed(0.785398, 8, 0),8,1) sla 1))); + fprint(RESULT, L,"Test %s:\n", to_string(to_sfixed(to_sfixed(0.785398, 8, 0),8,1) sla 1)); + fprint(RESULT, L,"Test %s:\n", to_string(to_sfixed(to_sfixed(-0.785398, 8, 0),8,1) sla 1)); + fprint(RESULT, L,"Test %s:\n", to_string(to_ufixed(to_ufixed(0.785398, 8, 0),8,2) sla -1)); + fprint(RESULT, L,"Test %s:\n", to_string(to_sfixed(to_sfixed(0.785398, 8, 0),8,2) sla -1)); + fprint(RESULT, L,"Test %s:\n", to_string(to_sfixed(-to_ufixed(-0.785398, 8, 0),8,2) sla -1)); + + fprint(RESULT, L,"Integer Test %s:\n", to_string(to_sfixed(0, 8,2))); + fprint(RESULT, L,"R: Bit %s:\n", to_string(to_ufixed(3.785398, 8, 2))); + fprint(RESULT, L,"U: Bit %s.%s:\n", to_string(to_slv(ipart(to_ufixed(3.785398, 8, 2)))), to_string(to_slv(fpart(to_ufixed(3.785398, 8, 2))))); + fprint(RESULT, L,"S: Bit %s.%s:\n", to_string(to_slv(ipart(to_sfixed(3.785398, 9, 2)))), to_string(to_slv(fpart(to_sfixed(3.785398, 9, 2))))); + fprint(RESULT, L,"S: Bit %s.%s:\n", to_string(to_slv(ipart(-to_sfixed(3.785398, 9, 2)))), to_string(to_slv(fpart(-to_sfixed(3.785398, 9, 2))))); + fprint(RESULT, L,"S: Bit %d.%d:\n", fo(to_slv(ipart(to_sfixed(3.785398, 9, 2)))), fo(to_slv(fpart(to_sfixed(3.785398, 9, 2))))); + fprint(RESULT, L,"S: Bit %d:\n", fo(to_signed(to_sfixed(-3.785398, 9, 2)))); + print_info(s1, "S1"); + print_info(s2, "S2"); + print_info(s1*s2, "R1"); + print_info(to_sfixed(1.0E-6, 32, 0), "precision_test"); +end if; + + wait; +end process; + +--------------------------------------------------------------------- +end Behavioral; + diff --git a/projects/eval_fixed_ja/src/tb_eval_fixed_ja_syn.vhd b/projects/eval_fixed_ja/src/tb_eval_fixed_ja_syn.vhd new file mode 100644 index 0000000..c217741 --- /dev/null +++ b/projects/eval_fixed_ja/src/tb_eval_fixed_ja_syn.vhd @@ -0,0 +1,104 @@ + +-------------------------------------------------------------------------------- +-- Company: +-- Engineer: +-- +-- Create Date: 20:01:25 05/22/2007 +-- Design Name: eval_fixed_ja +-- Module Name: H:/vhdl/projects/eval_fixed_ja/ise/tb_eval_fixed_ja.vhd +-- Project Name: eval_fixed +-- Target Device: +-- Tool versions: +-- Description: +-- +-- VHDL Test Bench Created by ISE for module: eval_fixed_ja +-- +-- Dependencies: +-- +-- Revision: +-- Revision 0.01 - File Created +-- Additional Comments: +-- +-- Notes: +-- This testbench has been automatically generated using types std_logic and +-- std_logic_vector for the ports of the unit under test. Xilinx recommends +-- that these types always be used for the top-level I/O of a design in order +-- to guarantee that the testbench will bind correctly to the post-implementation +-- simulation model. +-------------------------------------------------------------------------------- +LIBRARY ieee; +USE ieee.std_logic_1164.ALL; +USE ieee.std_logic_unsigned.all; +USE ieee.numeric_std.ALL; + +ENTITY tb_eval_fixed_ja_vhd IS +END tb_eval_fixed_ja_vhd; + +ARCHITECTURE behavior OF tb_eval_fixed_ja_vhd IS + + -- Component Declaration for the Unit Under Test (UUT) + COMPONENT eval_fixed_ja + PORT( + srst : IN std_logic; + clk : IN std_logic; + di1 : IN std_logic_vector(7 downto 0); + di2 : IN std_logic_vector(7 downto 0); + in_valid : IN std_logic; + do : OUT std_logic_vector(7 downto 0); + out_valid : OUT std_logic + ); + END COMPONENT; + + --Inputs + SIGNAL srst : std_logic := '1'; + SIGNAL clk : std_logic := '0'; + SIGNAL in_valid : std_logic := '0'; + SIGNAL di1 : std_logic_vector(7 downto 0) := (others=>'0'); + SIGNAL di2 : std_logic_vector(7 downto 0) := (others=>'0'); + + --Outputs + SIGNAL do : std_logic_vector(7 downto 0); + SIGNAL out_valid : std_logic; + +BEGIN + + -- Instantiate the Unit Under Test (UUT) + uut: eval_fixed_ja PORT MAP( + srst => srst, + clk => clk, + di1 => di1, + di2 => di2, + in_valid => in_valid, + do => do, + out_valid => out_valid + ); + + clk_gen : PROCESS + BEGIN + wait for 10 ns; + clk <= not clk; + END PROCESS; + + tb : PROCESS + BEGIN + + -- Wait 100 ns for global reset to finish + wait for 100 ns; + srst <= '0'; + di1 <= X"40"; + di2 <= X"20"; + + wait for 20 ns; + wait until rising_edge(clk); + in_valid <= '1'; + wait until rising_edge(clk); + in_valid <= '0'; + wait for 20 ns; + + + -- Place stimulus here + + wait; -- will wait forever + END PROCESS; + +END; diff --git a/projects/eval_fixed_ja/sum_test_s.txt b/projects/eval_fixed_ja/sum_test_s.txt new file mode 100644 index 0000000..70179b7 --- /dev/null +++ b/projects/eval_fixed_ja/sum_test_s.txt @@ -0,0 +1,512 @@ +-1.992188e+000 0.000000e+000 +-1.984375e+000 0.000000e+000 +-1.976563e+000 0.000000e+000 +-1.968750e+000 0.000000e+000 +-1.960938e+000 -9.375000e-001 +-1.953125e+000 -9.375000e-001 +-1.945313e+000 -9.375000e-001 +-1.937500e+000 -9.375000e-001 +-1.929688e+000 -9.375000e-001 +-1.921875e+000 -9.375000e-001 +-1.914063e+000 -9.375000e-001 +-1.906250e+000 -9.375000e-001 +-1.898438e+000 -9.375000e-001 +-1.890625e+000 -9.375000e-001 +-1.882813e+000 -9.375000e-001 +-1.875000e+000 -9.375000e-001 +-1.867188e+000 -9.375000e-001 +-1.859375e+000 -9.375000e-001 +-1.851563e+000 -9.375000e-001 +-1.843750e+000 -9.375000e-001 +-1.835938e+000 -9.375000e-001 +-1.828125e+000 -9.375000e-001 +-1.820313e+000 -9.375000e-001 +-1.812500e+000 -9.375000e-001 +-1.804688e+000 -9.375000e-001 +-1.796875e+000 -9.375000e-001 +-1.789063e+000 -9.375000e-001 +-1.781250e+000 -9.375000e-001 +-1.773438e+000 -9.375000e-001 +-1.765625e+000 -9.375000e-001 +-1.757813e+000 -9.375000e-001 +-1.750000e+000 -9.375000e-001 +-1.742188e+000 -9.375000e-001 +-1.734375e+000 -9.375000e-001 +-1.726563e+000 -9.375000e-001 +-1.718750e+000 -9.375000e-001 +-1.710938e+000 -9.375000e-001 +-1.703125e+000 -9.375000e-001 +-1.695313e+000 -9.375000e-001 +-1.687500e+000 -9.375000e-001 +-1.679688e+000 -9.375000e-001 +-1.671875e+000 -9.375000e-001 +-1.664063e+000 -9.375000e-001 +-1.656250e+000 -9.375000e-001 +-1.648438e+000 -9.375000e-001 +-1.640625e+000 -9.375000e-001 +-1.632813e+000 -9.375000e-001 +-1.625000e+000 -9.375000e-001 +-1.617188e+000 -9.375000e-001 +-1.609375e+000 -9.375000e-001 +-1.601563e+000 -9.375000e-001 +-1.593750e+000 -9.375000e-001 +-1.585938e+000 -9.375000e-001 +-1.578125e+000 -9.375000e-001 +-1.570313e+000 -9.375000e-001 +-1.562500e+000 -9.375000e-001 +-1.554688e+000 -9.375000e-001 +-1.546875e+000 -9.375000e-001 +-1.539063e+000 -9.375000e-001 +-1.531250e+000 -9.375000e-001 +-1.523438e+000 -9.375000e-001 +-1.515625e+000 -9.375000e-001 +-1.507813e+000 -9.375000e-001 +-1.500000e+000 -9.375000e-001 +-1.492188e+000 -9.375000e-001 +-1.484375e+000 -9.375000e-001 +-1.476563e+000 -9.375000e-001 +-1.468750e+000 -9.375000e-001 +-1.460938e+000 -9.375000e-001 +-1.453125e+000 -9.375000e-001 +-1.445313e+000 -9.375000e-001 +-1.437500e+000 -9.375000e-001 +-1.429688e+000 -9.375000e-001 +-1.421875e+000 -9.375000e-001 +-1.414063e+000 -9.375000e-001 +-1.406250e+000 -9.375000e-001 +-1.398438e+000 -9.375000e-001 +-1.390625e+000 -9.375000e-001 +-1.382813e+000 -9.375000e-001 +-1.375000e+000 -9.375000e-001 +-1.367188e+000 -9.375000e-001 +-1.359375e+000 -9.375000e-001 +-1.351563e+000 -9.375000e-001 +-1.343750e+000 -9.375000e-001 +-1.335938e+000 -9.375000e-001 +-1.328125e+000 -9.375000e-001 +-1.320313e+000 -9.375000e-001 +-1.312500e+000 -9.375000e-001 +-1.304688e+000 -9.375000e-001 +-1.296875e+000 -9.375000e-001 +-1.289063e+000 -9.375000e-001 +-1.281250e+000 -9.375000e-001 +-1.273438e+000 -9.375000e-001 +-1.265625e+000 -9.375000e-001 +-1.257813e+000 -9.375000e-001 +-1.250000e+000 -9.375000e-001 +-1.242188e+000 -9.375000e-001 +-1.234375e+000 -9.375000e-001 +-1.226563e+000 -9.375000e-001 +-1.218750e+000 -9.375000e-001 +-1.210938e+000 -9.375000e-001 +-1.203125e+000 -9.375000e-001 +-1.195313e+000 -9.375000e-001 +-1.187500e+000 -9.375000e-001 +-1.179688e+000 -9.375000e-001 +-1.171875e+000 -9.375000e-001 +-1.164063e+000 -9.375000e-001 +-1.156250e+000 -9.375000e-001 +-1.148438e+000 -9.375000e-001 +-1.140625e+000 -9.375000e-001 +-1.132813e+000 -9.375000e-001 +-1.125000e+000 -9.375000e-001 +-1.117188e+000 -9.375000e-001 +-1.109375e+000 -9.375000e-001 +-1.101563e+000 -9.375000e-001 +-1.093750e+000 -9.375000e-001 +-1.085938e+000 -9.375000e-001 +-1.078125e+000 -9.375000e-001 +-1.070313e+000 -9.375000e-001 +-1.062500e+000 -9.375000e-001 +-1.054688e+000 -9.375000e-001 +-1.046875e+000 -9.375000e-001 +-1.039063e+000 -9.375000e-001 +-1.031250e+000 -9.375000e-001 +-1.023438e+000 -9.375000e-001 +-1.015625e+000 -9.375000e-001 +-1.007813e+000 -9.375000e-001 +-1.000000e+000 -9.375000e-001 +-9.921875e-001 -9.375000e-001 +-9.843750e-001 -9.375000e-001 +-9.765625e-001 -9.375000e-001 +-9.687500e-001 -9.375000e-001 +-9.609375e-001 -9.375000e-001 +-9.531250e-001 -9.375000e-001 +-9.453125e-001 -9.375000e-001 +-9.375000e-001 -9.375000e-001 +-9.296875e-001 -9.375000e-001 +-9.218750e-001 -9.375000e-001 +-9.140625e-001 -9.375000e-001 +-9.062500e-001 -9.375000e-001 +-8.984375e-001 -8.750000e-001 +-8.906250e-001 -8.750000e-001 +-8.828125e-001 -8.750000e-001 +-8.750000e-001 -8.750000e-001 +-8.671875e-001 -8.750000e-001 +-8.593750e-001 -8.750000e-001 +-8.515625e-001 -8.750000e-001 +-8.437500e-001 -8.750000e-001 +-8.359375e-001 -8.125000e-001 +-8.281250e-001 -8.125000e-001 +-8.203125e-001 -8.125000e-001 +-8.125000e-001 -8.125000e-001 +-8.046875e-001 -8.125000e-001 +-7.968750e-001 -8.125000e-001 +-7.890625e-001 -8.125000e-001 +-7.812500e-001 -8.125000e-001 +-7.734375e-001 -7.500000e-001 +-7.656250e-001 -7.500000e-001 +-7.578125e-001 -7.500000e-001 +-7.500000e-001 -7.500000e-001 +-7.421875e-001 -7.500000e-001 +-7.343750e-001 -7.500000e-001 +-7.265625e-001 -7.500000e-001 +-7.187500e-001 -7.500000e-001 +-7.109375e-001 -6.875000e-001 +-7.031250e-001 -6.875000e-001 +-6.953125e-001 -6.875000e-001 +-6.875000e-001 -6.875000e-001 +-6.796875e-001 -6.875000e-001 +-6.718750e-001 -6.875000e-001 +-6.640625e-001 -6.875000e-001 +-6.562500e-001 -6.875000e-001 +-6.484375e-001 -6.250000e-001 +-6.406250e-001 -6.250000e-001 +-6.328125e-001 -6.250000e-001 +-6.250000e-001 -6.250000e-001 +-6.171875e-001 -6.250000e-001 +-6.093750e-001 -6.250000e-001 +-6.015625e-001 -6.250000e-001 +-5.937500e-001 -6.250000e-001 +-5.859375e-001 -5.625000e-001 +-5.781250e-001 -5.625000e-001 +-5.703125e-001 -5.625000e-001 +-5.625000e-001 -5.625000e-001 +-5.546875e-001 -5.625000e-001 +-5.468750e-001 -5.625000e-001 +-5.390625e-001 -5.625000e-001 +-5.312500e-001 -5.625000e-001 +-5.234375e-001 -5.000000e-001 +-5.156250e-001 -5.000000e-001 +-5.078125e-001 -5.000000e-001 +-5.000000e-001 -5.000000e-001 +-4.921875e-001 -5.000000e-001 +-4.843750e-001 -5.000000e-001 +-4.765625e-001 -5.000000e-001 +-4.687500e-001 -5.000000e-001 +-4.609375e-001 -4.375000e-001 +-4.531250e-001 -4.375000e-001 +-4.453125e-001 -4.375000e-001 +-4.375000e-001 -4.375000e-001 +-4.296875e-001 -4.375000e-001 +-4.218750e-001 -4.375000e-001 +-4.140625e-001 -4.375000e-001 +-4.062500e-001 -4.375000e-001 +-3.984375e-001 -3.750000e-001 +-3.906250e-001 -3.750000e-001 +-3.828125e-001 -3.750000e-001 +-3.750000e-001 -3.750000e-001 +-3.671875e-001 -3.750000e-001 +-3.593750e-001 -3.750000e-001 +-3.515625e-001 -3.750000e-001 +-3.437500e-001 -3.750000e-001 +-3.359375e-001 -3.125000e-001 +-3.281250e-001 -3.125000e-001 +-3.203125e-001 -3.125000e-001 +-3.125000e-001 -3.125000e-001 +-3.046875e-001 -3.125000e-001 +-2.968750e-001 -3.125000e-001 +-2.890625e-001 -3.125000e-001 +-2.812500e-001 -3.125000e-001 +-2.734375e-001 -2.500000e-001 +-2.656250e-001 -2.500000e-001 +-2.578125e-001 -2.500000e-001 +-2.500000e-001 -2.500000e-001 +-2.421875e-001 -2.500000e-001 +-2.343750e-001 -2.500000e-001 +-2.265625e-001 -2.500000e-001 +-2.187500e-001 -2.500000e-001 +-2.109375e-001 -1.875000e-001 +-2.031250e-001 -1.875000e-001 +-1.953125e-001 -1.875000e-001 +-1.875000e-001 -1.875000e-001 +-1.796875e-001 -1.875000e-001 +-1.718750e-001 -1.875000e-001 +-1.640625e-001 -1.875000e-001 +-1.562500e-001 -1.875000e-001 +-1.484375e-001 -1.250000e-001 +-1.406250e-001 -1.250000e-001 +-1.328125e-001 -1.250000e-001 +-1.250000e-001 -1.250000e-001 +-1.171875e-001 -1.250000e-001 +-1.093750e-001 -1.250000e-001 +-1.015625e-001 -1.250000e-001 +-9.375000e-002 -1.250000e-001 +-8.593750e-002 -6.250000e-002 +-7.812500e-002 -6.250000e-002 +-7.031250e-002 -6.250000e-002 +-6.250000e-002 -6.250000e-002 +-5.468750e-002 -6.250000e-002 +-4.687500e-002 -6.250000e-002 +-3.906250e-002 -6.250000e-002 +-3.125000e-002 -6.250000e-002 +-2.343750e-002 0.000000e+000 +-1.562500e-002 0.000000e+000 +-7.812500e-003 0.000000e+000 +0.000000e+000 0.000000e+000 +7.812500e-003 0.000000e+000 +1.562500e-002 0.000000e+000 +2.343750e-002 0.000000e+000 +3.125000e-002 6.250000e-002 +3.906250e-002 6.250000e-002 +4.687500e-002 6.250000e-002 +5.468750e-002 6.250000e-002 +6.250000e-002 6.250000e-002 +7.031250e-002 6.250000e-002 +7.812500e-002 6.250000e-002 +8.593750e-002 6.250000e-002 +9.375000e-002 1.250000e-001 +1.015625e-001 1.250000e-001 +1.093750e-001 1.250000e-001 +1.171875e-001 1.250000e-001 +1.250000e-001 1.250000e-001 +1.328125e-001 1.250000e-001 +1.406250e-001 1.250000e-001 +1.484375e-001 1.250000e-001 +1.562500e-001 1.875000e-001 +1.640625e-001 1.875000e-001 +1.718750e-001 1.875000e-001 +1.796875e-001 1.875000e-001 +1.875000e-001 1.875000e-001 +1.953125e-001 1.875000e-001 +2.031250e-001 1.875000e-001 +2.109375e-001 1.875000e-001 +2.187500e-001 2.500000e-001 +2.265625e-001 2.500000e-001 +2.343750e-001 2.500000e-001 +2.421875e-001 2.500000e-001 +2.500000e-001 2.500000e-001 +2.578125e-001 2.500000e-001 +2.656250e-001 2.500000e-001 +2.734375e-001 2.500000e-001 +2.812500e-001 3.125000e-001 +2.890625e-001 3.125000e-001 +2.968750e-001 3.125000e-001 +3.046875e-001 3.125000e-001 +3.125000e-001 3.125000e-001 +3.203125e-001 3.125000e-001 +3.281250e-001 3.125000e-001 +3.359375e-001 3.125000e-001 +3.437500e-001 3.750000e-001 +3.515625e-001 3.750000e-001 +3.593750e-001 3.750000e-001 +3.671875e-001 3.750000e-001 +3.750000e-001 3.750000e-001 +3.828125e-001 3.750000e-001 +3.906250e-001 3.750000e-001 +3.984375e-001 3.750000e-001 +4.062500e-001 4.375000e-001 +4.140625e-001 4.375000e-001 +4.218750e-001 4.375000e-001 +4.296875e-001 4.375000e-001 +4.375000e-001 4.375000e-001 +4.453125e-001 4.375000e-001 +4.531250e-001 4.375000e-001 +4.609375e-001 4.375000e-001 +4.687500e-001 5.000000e-001 +4.765625e-001 5.000000e-001 +4.843750e-001 5.000000e-001 +4.921875e-001 5.000000e-001 +5.000000e-001 5.000000e-001 +5.078125e-001 5.000000e-001 +5.156250e-001 5.000000e-001 +5.234375e-001 5.000000e-001 +5.312500e-001 5.625000e-001 +5.390625e-001 5.625000e-001 +5.468750e-001 5.625000e-001 +5.546875e-001 5.625000e-001 +5.625000e-001 5.625000e-001 +5.703125e-001 5.625000e-001 +5.781250e-001 5.625000e-001 +5.859375e-001 5.625000e-001 +5.937500e-001 6.250000e-001 +6.015625e-001 6.250000e-001 +6.093750e-001 6.250000e-001 +6.171875e-001 6.250000e-001 +6.250000e-001 6.250000e-001 +6.328125e-001 6.250000e-001 +6.406250e-001 6.250000e-001 +6.484375e-001 6.250000e-001 +6.562500e-001 6.875000e-001 +6.640625e-001 6.875000e-001 +6.718750e-001 6.875000e-001 +6.796875e-001 6.875000e-001 +6.875000e-001 6.875000e-001 +6.953125e-001 6.875000e-001 +7.031250e-001 6.875000e-001 +7.109375e-001 6.875000e-001 +7.187500e-001 7.500000e-001 +7.265625e-001 7.500000e-001 +7.343750e-001 7.500000e-001 +7.421875e-001 7.500000e-001 +7.500000e-001 7.500000e-001 +7.578125e-001 7.500000e-001 +7.656250e-001 7.500000e-001 +7.734375e-001 7.500000e-001 +7.812500e-001 8.125000e-001 +7.890625e-001 8.125000e-001 +7.968750e-001 8.125000e-001 +8.046875e-001 8.125000e-001 +8.125000e-001 8.125000e-001 +8.203125e-001 8.125000e-001 +8.281250e-001 8.125000e-001 +8.359375e-001 8.125000e-001 +8.437500e-001 8.750000e-001 +8.515625e-001 8.750000e-001 +8.593750e-001 8.750000e-001 +8.671875e-001 8.750000e-001 +8.750000e-001 8.750000e-001 +8.828125e-001 8.750000e-001 +8.906250e-001 8.750000e-001 +8.984375e-001 8.750000e-001 +9.062500e-001 9.375000e-001 +9.140625e-001 9.375000e-001 +9.218750e-001 9.375000e-001 +9.296875e-001 9.375000e-001 +9.375000e-001 9.375000e-001 +9.453125e-001 9.375000e-001 +9.531250e-001 9.375000e-001 +9.609375e-001 9.375000e-001 +9.687500e-001 9.375000e-001 +9.765625e-001 9.375000e-001 +9.843750e-001 9.375000e-001 +9.921875e-001 9.375000e-001 +1.000000e+000 9.375000e-001 +1.007813e+000 9.375000e-001 +1.015625e+000 9.375000e-001 +1.023438e+000 9.375000e-001 +1.031250e+000 9.375000e-001 +1.039063e+000 9.375000e-001 +1.046875e+000 9.375000e-001 +1.054688e+000 9.375000e-001 +1.062500e+000 9.375000e-001 +1.070313e+000 9.375000e-001 +1.078125e+000 9.375000e-001 +1.085938e+000 9.375000e-001 +1.093750e+000 9.375000e-001 +1.101563e+000 9.375000e-001 +1.109375e+000 9.375000e-001 +1.117188e+000 9.375000e-001 +1.125000e+000 9.375000e-001 +1.132813e+000 9.375000e-001 +1.140625e+000 9.375000e-001 +1.148438e+000 9.375000e-001 +1.156250e+000 9.375000e-001 +1.164063e+000 9.375000e-001 +1.171875e+000 9.375000e-001 +1.179688e+000 9.375000e-001 +1.187500e+000 9.375000e-001 +1.195313e+000 9.375000e-001 +1.203125e+000 9.375000e-001 +1.210938e+000 9.375000e-001 +1.218750e+000 9.375000e-001 +1.226563e+000 9.375000e-001 +1.234375e+000 9.375000e-001 +1.242188e+000 9.375000e-001 +1.250000e+000 9.375000e-001 +1.257813e+000 9.375000e-001 +1.265625e+000 9.375000e-001 +1.273438e+000 9.375000e-001 +1.281250e+000 9.375000e-001 +1.289063e+000 9.375000e-001 +1.296875e+000 9.375000e-001 +1.304688e+000 9.375000e-001 +1.312500e+000 9.375000e-001 +1.320313e+000 9.375000e-001 +1.328125e+000 9.375000e-001 +1.335938e+000 9.375000e-001 +1.343750e+000 9.375000e-001 +1.351563e+000 9.375000e-001 +1.359375e+000 9.375000e-001 +1.367188e+000 9.375000e-001 +1.375000e+000 9.375000e-001 +1.382813e+000 9.375000e-001 +1.390625e+000 9.375000e-001 +1.398438e+000 9.375000e-001 +1.406250e+000 9.375000e-001 +1.414063e+000 9.375000e-001 +1.421875e+000 9.375000e-001 +1.429688e+000 9.375000e-001 +1.437500e+000 9.375000e-001 +1.445313e+000 9.375000e-001 +1.453125e+000 9.375000e-001 +1.460938e+000 9.375000e-001 +1.468750e+000 9.375000e-001 +1.476563e+000 9.375000e-001 +1.484375e+000 9.375000e-001 +1.492188e+000 9.375000e-001 +1.500000e+000 9.375000e-001 +1.507813e+000 9.375000e-001 +1.515625e+000 9.375000e-001 +1.523438e+000 9.375000e-001 +1.531250e+000 9.375000e-001 +1.539063e+000 9.375000e-001 +1.546875e+000 9.375000e-001 +1.554688e+000 9.375000e-001 +1.562500e+000 9.375000e-001 +1.570313e+000 9.375000e-001 +1.578125e+000 9.375000e-001 +1.585938e+000 9.375000e-001 +1.593750e+000 9.375000e-001 +1.601563e+000 9.375000e-001 +1.609375e+000 9.375000e-001 +1.617188e+000 9.375000e-001 +1.625000e+000 9.375000e-001 +1.632813e+000 9.375000e-001 +1.640625e+000 9.375000e-001 +1.648438e+000 9.375000e-001 +1.656250e+000 9.375000e-001 +1.664063e+000 9.375000e-001 +1.671875e+000 9.375000e-001 +1.679688e+000 9.375000e-001 +1.687500e+000 9.375000e-001 +1.695313e+000 9.375000e-001 +1.703125e+000 9.375000e-001 +1.710938e+000 9.375000e-001 +1.718750e+000 9.375000e-001 +1.726563e+000 9.375000e-001 +1.734375e+000 9.375000e-001 +1.742188e+000 9.375000e-001 +1.750000e+000 9.375000e-001 +1.757813e+000 9.375000e-001 +1.765625e+000 9.375000e-001 +1.773438e+000 9.375000e-001 +1.781250e+000 9.375000e-001 +1.789063e+000 9.375000e-001 +1.796875e+000 9.375000e-001 +1.804688e+000 9.375000e-001 +1.812500e+000 9.375000e-001 +1.820313e+000 9.375000e-001 +1.828125e+000 9.375000e-001 +1.835938e+000 9.375000e-001 +1.843750e+000 9.375000e-001 +1.851563e+000 9.375000e-001 +1.859375e+000 9.375000e-001 +1.867188e+000 9.375000e-001 +1.875000e+000 9.375000e-001 +1.882813e+000 9.375000e-001 +1.890625e+000 9.375000e-001 +1.898438e+000 9.375000e-001 +1.906250e+000 9.375000e-001 +1.914063e+000 9.375000e-001 +1.921875e+000 9.375000e-001 +1.929688e+000 9.375000e-001 +1.937500e+000 9.375000e-001 +1.945313e+000 9.375000e-001 +1.953125e+000 9.375000e-001 +1.960938e+000 9.375000e-001 +1.968750e+000 9.375000e-001 +1.976563e+000 9.375000e-001 +1.984375e+000 9.375000e-001 +1.992188e+000 9.375000e-001 +0.000000e+000 0.000000e+000 diff --git a/projects/eval_fixed_ja/sum_test_u.txt b/projects/eval_fixed_ja/sum_test_u.txt new file mode 100644 index 0000000..642fdcd --- /dev/null +++ b/projects/eval_fixed_ja/sum_test_u.txt @@ -0,0 +1,256 @@ +0.000000e+000 0.000000e+000 +7.812500e-003 0.000000e+000 +1.562500e-002 0.000000e+000 +2.343750e-002 0.000000e+000 +3.125000e-002 6.250000e-002 +3.906250e-002 6.250000e-002 +4.687500e-002 6.250000e-002 +5.468750e-002 6.250000e-002 +6.250000e-002 6.250000e-002 +7.031250e-002 6.250000e-002 +7.812500e-002 6.250000e-002 +8.593750e-002 6.250000e-002 +9.375000e-002 1.250000e-001 +1.015625e-001 1.250000e-001 +1.093750e-001 1.250000e-001 +1.171875e-001 1.250000e-001 +1.250000e-001 1.250000e-001 +1.328125e-001 1.250000e-001 +1.406250e-001 1.250000e-001 +1.484375e-001 1.250000e-001 +1.562500e-001 1.875000e-001 +1.640625e-001 1.875000e-001 +1.718750e-001 1.875000e-001 +1.796875e-001 1.875000e-001 +1.875000e-001 1.875000e-001 +1.953125e-001 1.875000e-001 +2.031250e-001 1.875000e-001 +2.109375e-001 1.875000e-001 +2.187500e-001 2.500000e-001 +2.265625e-001 2.500000e-001 +2.343750e-001 2.500000e-001 +2.421875e-001 2.500000e-001 +2.500000e-001 2.500000e-001 +2.578125e-001 2.500000e-001 +2.656250e-001 2.500000e-001 +2.734375e-001 2.500000e-001 +2.812500e-001 3.125000e-001 +2.890625e-001 3.125000e-001 +2.968750e-001 3.125000e-001 +3.046875e-001 3.125000e-001 +3.125000e-001 3.125000e-001 +3.203125e-001 3.125000e-001 +3.281250e-001 3.125000e-001 +3.359375e-001 3.125000e-001 +3.437500e-001 3.750000e-001 +3.515625e-001 3.750000e-001 +3.593750e-001 3.750000e-001 +3.671875e-001 3.750000e-001 +3.750000e-001 3.750000e-001 +3.828125e-001 3.750000e-001 +3.906250e-001 3.750000e-001 +3.984375e-001 3.750000e-001 +4.062500e-001 4.375000e-001 +4.140625e-001 4.375000e-001 +4.218750e-001 4.375000e-001 +4.296875e-001 4.375000e-001 +4.375000e-001 4.375000e-001 +4.453125e-001 4.375000e-001 +4.531250e-001 4.375000e-001 +4.609375e-001 4.375000e-001 +4.687500e-001 5.000000e-001 +4.765625e-001 5.000000e-001 +4.843750e-001 5.000000e-001 +4.921875e-001 5.000000e-001 +5.000000e-001 5.000000e-001 +5.078125e-001 5.000000e-001 +5.156250e-001 5.000000e-001 +5.234375e-001 5.000000e-001 +5.312500e-001 5.625000e-001 +5.390625e-001 5.625000e-001 +5.468750e-001 5.625000e-001 +5.546875e-001 5.625000e-001 +5.625000e-001 5.625000e-001 +5.703125e-001 5.625000e-001 +5.781250e-001 5.625000e-001 +5.859375e-001 5.625000e-001 +5.937500e-001 6.250000e-001 +6.015625e-001 6.250000e-001 +6.093750e-001 6.250000e-001 +6.171875e-001 6.250000e-001 +6.250000e-001 6.250000e-001 +6.328125e-001 6.250000e-001 +6.406250e-001 6.250000e-001 +6.484375e-001 6.250000e-001 +6.562500e-001 6.875000e-001 +6.640625e-001 6.875000e-001 +6.718750e-001 6.875000e-001 +6.796875e-001 6.875000e-001 +6.875000e-001 6.875000e-001 +6.953125e-001 6.875000e-001 +7.031250e-001 6.875000e-001 +7.109375e-001 6.875000e-001 +7.187500e-001 7.500000e-001 +7.265625e-001 7.500000e-001 +7.343750e-001 7.500000e-001 +7.421875e-001 7.500000e-001 +7.500000e-001 7.500000e-001 +7.578125e-001 7.500000e-001 +7.656250e-001 7.500000e-001 +7.734375e-001 7.500000e-001 +7.812500e-001 8.125000e-001 +7.890625e-001 8.125000e-001 +7.968750e-001 8.125000e-001 +8.046875e-001 8.125000e-001 +8.125000e-001 8.125000e-001 +8.203125e-001 8.125000e-001 +8.281250e-001 8.125000e-001 +8.359375e-001 8.125000e-001 +8.437500e-001 8.750000e-001 +8.515625e-001 8.750000e-001 +8.593750e-001 8.750000e-001 +8.671875e-001 8.750000e-001 +8.750000e-001 8.750000e-001 +8.828125e-001 8.750000e-001 +8.906250e-001 8.750000e-001 +8.984375e-001 8.750000e-001 +9.062500e-001 9.375000e-001 +9.140625e-001 9.375000e-001 +9.218750e-001 9.375000e-001 +9.296875e-001 9.375000e-001 +9.375000e-001 9.375000e-001 +9.453125e-001 9.375000e-001 +9.531250e-001 9.375000e-001 +9.609375e-001 9.375000e-001 +9.687500e-001 9.375000e-001 +9.765625e-001 9.375000e-001 +9.843750e-001 9.375000e-001 +9.921875e-001 9.375000e-001 +1.000000e+000 9.375000e-001 +1.007813e+000 9.375000e-001 +1.015625e+000 9.375000e-001 +1.023438e+000 9.375000e-001 +1.031250e+000 9.375000e-001 +1.039063e+000 9.375000e-001 +1.046875e+000 9.375000e-001 +1.054688e+000 9.375000e-001 +1.062500e+000 9.375000e-001 +1.070313e+000 9.375000e-001 +1.078125e+000 9.375000e-001 +1.085938e+000 9.375000e-001 +1.093750e+000 9.375000e-001 +1.101563e+000 9.375000e-001 +1.109375e+000 9.375000e-001 +1.117188e+000 9.375000e-001 +1.125000e+000 9.375000e-001 +1.132813e+000 9.375000e-001 +1.140625e+000 9.375000e-001 +1.148438e+000 9.375000e-001 +1.156250e+000 9.375000e-001 +1.164063e+000 9.375000e-001 +1.171875e+000 9.375000e-001 +1.179688e+000 9.375000e-001 +1.187500e+000 9.375000e-001 +1.195313e+000 9.375000e-001 +1.203125e+000 9.375000e-001 +1.210938e+000 9.375000e-001 +1.218750e+000 9.375000e-001 +1.226563e+000 9.375000e-001 +1.234375e+000 9.375000e-001 +1.242188e+000 9.375000e-001 +1.250000e+000 9.375000e-001 +1.257813e+000 9.375000e-001 +1.265625e+000 9.375000e-001 +1.273438e+000 9.375000e-001 +1.281250e+000 9.375000e-001 +1.289063e+000 9.375000e-001 +1.296875e+000 9.375000e-001 +1.304688e+000 9.375000e-001 +1.312500e+000 9.375000e-001 +1.320313e+000 9.375000e-001 +1.328125e+000 9.375000e-001 +1.335938e+000 9.375000e-001 +1.343750e+000 9.375000e-001 +1.351563e+000 9.375000e-001 +1.359375e+000 9.375000e-001 +1.367188e+000 9.375000e-001 +1.375000e+000 9.375000e-001 +1.382813e+000 9.375000e-001 +1.390625e+000 9.375000e-001 +1.398438e+000 9.375000e-001 +1.406250e+000 9.375000e-001 +1.414063e+000 9.375000e-001 +1.421875e+000 9.375000e-001 +1.429688e+000 9.375000e-001 +1.437500e+000 9.375000e-001 +1.445313e+000 9.375000e-001 +1.453125e+000 9.375000e-001 +1.460938e+000 9.375000e-001 +1.468750e+000 9.375000e-001 +1.476563e+000 9.375000e-001 +1.484375e+000 9.375000e-001 +1.492188e+000 9.375000e-001 +1.500000e+000 9.375000e-001 +1.507813e+000 9.375000e-001 +1.515625e+000 9.375000e-001 +1.523438e+000 9.375000e-001 +1.531250e+000 9.375000e-001 +1.539063e+000 9.375000e-001 +1.546875e+000 9.375000e-001 +1.554688e+000 9.375000e-001 +1.562500e+000 9.375000e-001 +1.570313e+000 9.375000e-001 +1.578125e+000 9.375000e-001 +1.585938e+000 9.375000e-001 +1.593750e+000 9.375000e-001 +1.601563e+000 9.375000e-001 +1.609375e+000 9.375000e-001 +1.617188e+000 9.375000e-001 +1.625000e+000 9.375000e-001 +1.632813e+000 9.375000e-001 +1.640625e+000 9.375000e-001 +1.648438e+000 9.375000e-001 +1.656250e+000 9.375000e-001 +1.664063e+000 9.375000e-001 +1.671875e+000 9.375000e-001 +1.679688e+000 9.375000e-001 +1.687500e+000 9.375000e-001 +1.695313e+000 9.375000e-001 +1.703125e+000 9.375000e-001 +1.710938e+000 9.375000e-001 +1.718750e+000 9.375000e-001 +1.726563e+000 9.375000e-001 +1.734375e+000 9.375000e-001 +1.742188e+000 9.375000e-001 +1.750000e+000 9.375000e-001 +1.757813e+000 9.375000e-001 +1.765625e+000 9.375000e-001 +1.773438e+000 9.375000e-001 +1.781250e+000 9.375000e-001 +1.789063e+000 9.375000e-001 +1.796875e+000 9.375000e-001 +1.804688e+000 9.375000e-001 +1.812500e+000 9.375000e-001 +1.820313e+000 9.375000e-001 +1.828125e+000 9.375000e-001 +1.835938e+000 9.375000e-001 +1.843750e+000 9.375000e-001 +1.851563e+000 9.375000e-001 +1.859375e+000 9.375000e-001 +1.867188e+000 9.375000e-001 +1.875000e+000 9.375000e-001 +1.882813e+000 9.375000e-001 +1.890625e+000 9.375000e-001 +1.898438e+000 9.375000e-001 +1.906250e+000 9.375000e-001 +1.914063e+000 9.375000e-001 +1.921875e+000 9.375000e-001 +1.929688e+000 9.375000e-001 +1.937500e+000 9.375000e-001 +1.945313e+000 9.375000e-001 +1.953125e+000 9.375000e-001 +1.960938e+000 9.375000e-001 +1.968750e+000 9.375000e-001 +1.976563e+000 9.375000e-001 +1.984375e+000 9.375000e-001 +1.992188e+000 9.375000e-001 diff --git a/projects/eval_fixed_ja/tb_eval_fixed_ja.fdo b/projects/eval_fixed_ja/tb_eval_fixed_ja.fdo new file mode 100644 index 0000000..c64db6e --- /dev/null +++ b/projects/eval_fixed_ja/tb_eval_fixed_ja.fdo @@ -0,0 +1,12 @@ +vlib work +vcom -explicit -93 "../../lib/src/fixed_ja/fixed_ja.vhd" +vcom -explicit -93 "../../lib/src/fixed_ja/fixed_ja_body.vhd" +vcom -explicit -93 "../../lib/src/PCK_FIO-2002.7/PCK_FIO_1993.vhd" +vcom -explicit -93 "../../lib/src/PCK_FIO-2002.7/PCK_FIO_1993_BODY.vhd" +vcom -explicit -93 "src/tb_eval_fixed_ja.vhd" +vsim -t 1ps -lib work tb_eval_fixed_ja +#do {wave.do} +view wave +view structure +view signals +run 1000ns diff --git a/projects/eval_fixed_ja/tb_results.m b/projects/eval_fixed_ja/tb_results.m new file mode 100644 index 0000000..67e1768 --- /dev/null +++ b/projects/eval_fixed_ja/tb_results.m @@ -0,0 +1,14 @@ +% Read data +[xu,yu] = TEXTREAD('sum_test_u.txt'); +[xs,ys] = TEXTREAD('sum_test_s.txt'); + + +close all; + +plot(0:length(xu)-1, xu, 0:length(yu)-1, yu); +grid; + +figure; + +plot(0:length(xs)-1, xs, 0:length(ys)-1, ys); +grid; diff --git a/projects/eval_gray_counter/eval_gray_counter.ise b/projects/eval_gray_counter/eval_gray_counter.ise new file mode 100644 index 0000000000000000000000000000000000000000..b5899d47cbaa35c22a281d03ee5ae555a08ea9d1 GIT binary patch literal 275514 zcmc$n2YeL8`~P=tcSG1kuuHKVO+lsFvC$EfBA}pv5JG@xNMaJ2h!quk?+p}tS8UjO z@4aL1V(;buJnz}vyUW3aeEs?QkLG=|GtbO?X6D)1**)%V#O|&aI4cWlNaDna!}|^y zHG25S0TU;78?j2$b?cj!R?V1ERav0KW~(T%TX|VcNloeW^3sxu{$;i0)9P2U<|o^I zwTBeezwWDF$!`5e)Ku+XR$Avcsg(Zx69uWlF$xL#>hWqEF>+kTjkDw^2`(`)%pH&) z*Pn4;OUcr|?c^_K?4ki#N%sx%#Vik=|oLE~|RZ}))V%22r`NX=C$rWW2Cra;E)~l#pr&AQ^l?+RqBd@t4vND{s z9OU$PC0$*0=?&_a9#Pq6W?j|Dnf0eXyU9&fU1(HkO?h=)Z9NBEw#(6r+ejh(+q~hz z()#eq(z1zlr7|h2@*0!dsarq4=DN?DJC6SKXjBvRr$6OXmdq%ttu84oOP9?msYuT$ zuPCpalb#pUOYdJjLlUcNs!G#?%IXH!mhD|uQ(InDnVvUa($nd5ZCPD$XgnR#n#4)yyod!#c|>T`hHEt5Ryqs?+UywcAk&_Ai@SGP6SLtI~T78$32$ zTQ^sl69ZWU#C0iBJ~cgWoYY%hIZaxaQC(6~mhMtfRyj@NZkO)RtCvjA#OjKYx~Ww) zGdjhQ&gpiur4LoJYuimo@4R!mdo&i&aG+sFG>nLfrps&7CFwD?P_m$6xzpIedkh{nwzC?D^l{~tQ>)TtbINP$YSY$W z=suCj1RW=tCN-6yW0O_gxc#eS+{aZ&N$sUpos>*>$QVvYcaYvp&`MC%K0T~zcDkaf z>HwX$vXav241c<6D$}AT#}wqQdepxNCuH2QvZO8vKi@dwbd2n zA|TVAZ7xT3>GZPF1MC>giwe%~)**JetnOtD$H`nXr87#Z)AQ2f$EUlc=chYl4Cs*b zNvA(O4mXTOF=I4Aio~NA4WKq^l_XU~?Tf)=>DvL(A!7w>3z3|%182&qhIXoHC+?GJ zq36rJ9XW>vv>gJ_+z>@YAZ8=?bD-WO)8mOCEBM{mDN^mCd-Lj9C3GD zAflB@`_xrz^^~ryohi$xbg86HoGH65Is0Uebe?9&B2->2J<0BLd0Fk2j6_9=oPt%- z3#m@mM2*V1Gh5b&%wkYlQ6*(tq4=2VL&%FcK+PSMq&28V zRh1Ri|HVKx$KCzkE=HLi(%$IApJ$g>RK#x6owG1nm-XtHT+GsPcE$(WZrv^x9@Qld z5cz0jRb`ih%4%dBN@~P;trL|`-I9vs97~tT!e3iekyAlGaT=LH?Y>-rXO!3KHbQ*9 zD$TN0HFauwc1^i#BV{8{myC(D&0v+($%;OCW}TdD9kLxe-6gxSk}k8O`Iw(Bs}S$W zTEN?nx&#vmewih+2wMfEs0z; zJ}07+Rd(ZPIbqAEvCA1>sa_CQLzi)e$+9rX8Jy|7Zbs}nRwvbqWWD@|Re7cC56h>N zh$p8f&lMAKf~dvh($hXY*zV$VmsTZ9o!uTq!@z~DLslnqh9~OEpuGmiMHROxvPlXs8=t$QRvl6cBQ>~jUGOrSFehyk|~2`mhVwMS?=s)QH`qBQ7s=_DeK%+ z-Qsr7N{)2&FPF_n$=oE1lP|hdM%K~nWYsfnEW6ZRz512cjp)@&7dzRNmdHL{cTurA z(KEPLufap@toE;%Hn=})k~&DvgvT1jb;xRiN@L-xT`TKdy{@&**_qnb+oy+?REn>O zTUMpzx+zYiOO0H0bUCX^Pl<-5L}DcsRnw9^YI$8|RC0SUy1Y(iyxrhR)~q_6F)kYF zhkHkN3!R4PqS`s$GgvLzu0OZBEZsAw1+i(L?kVcz+Egn7r?6I($d$2%OO(|o7vj>2 zF*POCI_MJzSIUW1T3wx7zs2=9^~x$|&Ja(Q4vKl~Px&g!XO!vLxm9-!`D$ckn;~aL zd2N~a`4qW;ZzIQ*x+vw?X7y{N-II-ry+5AujBljlEIW+Jk*)>FfsRfO`7cR`gti;L zdpp_i$^TgnHa`+GKaD$&EUT3b$b|e$gKSN7Rgp`1Sxrq<&6c`IOqRR&xpLN*mgs$n z>_cP&qx&FT)6;s2+8eLr_DqIwWh-qTSw3W$m@O+`JlL_Stig!~BOd9MowRW=?NhYv z=@HE5zsw28a*)0GDex#^?zxI_qIB=y}eb}T=VT$BIlPeFMe2Fz7E+sg|DD!N}8Sqx$ zf1< z%I5T}jv`w-b0*isiP7se^`v%nw|}q6K;!6N-qX9hsjBw?tCnY1c~9@+;k0ArGLXeQ zztd-U`V_CJ9O*O8U7XNq=B(i~cUm}WI%_#=JL@>>I_o*>I~&MTyH-wXc`~%2vyrp0 zvxz*H40DD%Bb+^* zkP&IUoT<(@Uv>53sdY zI5VPZ^|*=r8L~P_`%HlROm~iIy6IsDQVD=ff*?br7}mlJ6_mQ8h2!P#tApz zgjidIIWly63D@EgtS2HI8K%j?jYXa#12|RKP6RqKgr&kwqzjG=@}9z`(j`X*eT;A& z>69bGzMrtQbjguHFA;7eU2f z-l-Axb!vrO9C_X=lQ2`*-dY1naOMcRIdg>ror8pfoO#0CoP&jfo%zB}&LP6i z&Y{B1ox_A%IEM?jbdC^qaE=uAa25!=J4Xq(c8(Tq|!hM|!g!?!b3dcGZ3CB1W3-@*w3HNdq3r9Pb2uC@W3P(CignK%d z2}d}W3x_*b2!}aW3WqvZ3HNZW7Vhp`BOKzykEi88LudJ$Nvq!--}% zVGYZIVTmxD{)W@vupk&tWWz~qSS}1FyJ68VEF*@~+;Ey3mLMZOqpg>~$*>eofn{(i zoCc@Ea=1S{0IEA07CpmqU|0@J)^cE24h+kIVL31?2ZrUqupAhc1H*D)SPl%!fnhl? zEC+_=z_1(`=P=qm93BCWgbUzN@Mw4pTnLYa$HC*_2~d{~ zYy&rh8^Mj?CNK@#!gjDd>;OB$P2py+6YLB(hg-lcVHemHc7xqv57-lK1-FLVz-{4n zaC^7|>;-p(JHegdE^t@a8}@;HVL#X(4uAvUAh;VG42Qto;T~`(90rHO5pYj95{`nS z;a+fWI0lY|`@ntSI5-|ofcwFTa1tzmlVK^G0?Xi3I1NsR<#2y^0IYyBU?r@A)$l-A z18ZR&oC#;a*>Db=3lDIcsx7-o(NBZ zC&N?Vsqi#-Iy?iO3D1IO!*k%d@H}`vyZ~MZFM=1tMQ|~^1YQc4z{}v}@CtY(yb4|o zuYuRX>)`e926!X93Em8EflJ}7@HTimyaV0|m%+Q>-S8fGFT4-l4pTjTUm+&k2HT(vyfZxLJ;P>zc_#^xY{tSPCzrx?(@9+=!C;SWk z4gXQ51VRJ#z@%L0K_3>uCa@Sbg#ipJUL zzzyL>aAUX$OvARY9c&Lfz>aWJxEbsOJHyT47H~`01$KqqV0YL9_Jmu(t>HFsTeuzE z9_|2p!5!gFaA&v++!gkQePCbM5B7%x;6OMC?gj_LA#iuN2OJ8A!QpTO+!Kz3qu^+` z7u*|;fn(u5a9=nMj)xQAesCh31WVv#SPG}WGB_1ZgVSL-+#enQE8q-R39Dc=JP_8v zT382X!dY-OoCD{=gWx=PFq{t$frrAw;NkEHcqCi^kAg?TW8gw~EIbY#4^Mz6!js_1 z@Dz9|JPn=>&wyvbv*6kA9C$7~51tP%fEU7x;KgteTnsOPm%=6RGI%+>0$vHPf>*<9 z;I;5Ncs;xU-Ux4kH^W=tQg|!84c-p#fOo=W@Gf{aya(P3?}PWl2jGM7A^0$S1U?EM zgO9@};FItv_%wV5J`10N&%+nsi|{4*GJFNT3SWb-!#CiY@GbZ@dzzkw^@x9~goJ^TUw2!Db0UV3^##k*cP^f?O_Ml5pD`MgPmY!xH;ScZV9`I4tv0!a4Wbq+y-t7w}acm z9bhlGBisq@40nOM!rrhC>)=c{3(kgf;9PhRoCgnv^Wh=zPXLU<9p7%qZ~;U(}=xCCAXFNasaE8$h}YIqI2 z7G4Lhhd00*;Z5*ncne$#Z-uwP+uN8w}e zargv$5c76z<1$$a5;P*egHp& zAHk2|C-77F8T=f60l$P_!LQ*ra0UDpeh0sYKfoX1Pw;2>3;Y%S27iZtz(3(%@Nf8! z(h~>`OhFfFhVgt@1e?HO*c1jZgw5a@usLi2*Mw`qwc$E&UAP`xA8r6!!d9>~Yy&rh z8^Mj?CNK@#!gjDd>;OB$P2py+6YLB(hg-lcVHemHc7xqv57-lK1-FLVz-{4naC^7| z>;-p(JHegdE^t@a8}@;HVL#X(4uAvUAh;VG42Qto;T~`(90rHO5pYj95{`nS;a+fW zI0lY|`@ntSI5-|ofcwFTa1tzmlVK^G0?Xi3I1NsR<#2y^0IYyBU?r@A)$l-A18ZR& zoC#;a*>Db=3lDIcsx7-o(NBZC&N?V zsqi#-Iy?iO3D1IO!*k%d@H}`vyZ~MZFM=1tMQ|~^1YQc4z{}v}@CtY(yb4|ouYuRX z>)`e926!X93Em8EflJ}7@HTimyaV0|m%+Q>-S8fGFT4-l4pTjTUm+&k2HT(vyfZxLJ;P>zc_#^xY{tSPCzrx?(@9+=!C;SWk4gXR4 z0-=E^=t2)_w(*N#6IcwJ!T^S_8C(N4hb`cma4ontTnDZT*MsZB4PZ;y3buxA;D&G` zxG~&BDgXYVm7nIgEo=wd!w#?`+!SsGJHgIybGQZE5_W-IVK>+v_JBR%R&Z;$4cr!P z2e*eiz+P}ixD(tN?gDp(y+7(eN0!5FQJUgU7=Y;EC`g zcrrW%o(fNcr^7SgneZ%lHarKO3(te+!wcYr@FI9ITm%=xOW>t&3A_wm4zGY$!mHrb z@EUk6ybfLuZ-6(#o8Zmx7Pu7N3U7nA!#m)ea2dP{-VN`8_rm+&{qO{X;Op=W_$GV{z75}j@51-sa`-;{ z0DcHRf*-?A;HU62_&NLnehI&VU&C+U3ivJj4t@`RfIq^Y;Lq?E_$&Mk{to|uf5N}u z-|!!0kw9o*3cApPK2#%9)C3m8rZ9jZYzEhW&0!0;CR_`y4cCF|!u8<#a0A#9wt}r; z8@M6d2yP5Ffoa$lwu9|q2iOsA3O9qDU}v~F+yZV1yTGon8|)5yz@Bg`xHa4cZVR`A z+ru4TFSsMz3GNJcfxE)qun+7D`@#Nj02~Mh!QJ3sI0Wtv_kcs;FgP5JfP2D`a1oy02kr~U!SQec+z(EKlVAy)3`^k@SO%xUX>d9$hx@|=U-L4BiFrhWEgG;eGIa_yBwmJ_H|zkHAOa zWAJhK1bh-c1)qk`z-Qre@Ok(Gd=b6`Uxu&1SK({$b@&E+6TSuChVQ_4;d^j7d>?)Q zKZGB_kKrfqQ}`MD9DV`6gkQn0;Wuyv{1$!(zlT4-AK_2%XZQ>J75)Z)hkw97;a~7? z_>Z!QKxkkJy3m6@EP`rkniRvPFn}R!2G@YiVGFn>TnnxZ*MaN8_2Bw&1K1L_f~{d2 zxFOsKZVWepY1kIFgY97l*b#0DH-nvEXSg}s0&WSrz^<)Xto^UI;HQWYn3%7&Y z!yRBRxFg&N?hJQ0UV3^##k*cP^f?O_Ml5pD`MgPmY!xH;ScZV9`I4tv0!a4Wbq+y-t7w}acm z9bhlGBisq@40nOM!rrhC>)=c{3(kgf;9PhRoCgnv^Wh=zPXLU<9p7%qZ~;U(}=xCCAXFNasaE8$h}YIqI2 z7G4Lhhd00*;Z5*ncne$#Z-uwP+uN8w}e zargv$5c76z<1$$a5;P*egHp& zAHk2|C-77F8T=f60l$P_!LQ*ra0UDpeh0sYKfoX1Pw;2>3;Y%S27iZtz(3(%@Nf8! zvZ+95U<$g>gFY;RO<*z9Vy0;TL)Z+i0h_}Xa80-tTpO+f*M;lB_2CAvC2R#-!!~e3 zxDnhKZUWP=Eo=wd!w#?`+!SsGJHgIybGQZE5_W-IVK>+v_JBR%R&Z;$4cr!P2e*ei zz+P}ixD(tN?gDp(y+7(eN0!5FQJUgU7=Y;EC`gcrrW% zo(fNcr^7SgneZ%lHarKO3(te+!wcYr@FI9ITm%=xOW>t&3A_wm4zGY$!mHrb@EUk6 zybfLuZ-6(#o8Zmx7Pu7N3U7nA!#m)ea2dP{-VN`8_rm+&{qO{X;Op=W_$GV{z75}j@51-sa`-;{0DcHR zf*-?A;HU62_&NLnehI&VU&C+U3ivJj4t@`RfIq^Y;Lq?E_$&Mk{to|uf5N}u-|!!0 zAP^duf-dx+4~t+ESPYv&Eo_1iHiK)x=CB1^6Rris};d*d=xB+YlTfx?_4criJ z1UH78z%*K0SGo1>z)IDGoMF-4a~MQ?TZ_;_QA-WCQ+N{ZUa_e=crh(FdcVvRqx% z$f6HNMIUkaP;X;OKN=O4#qfg0loQ*>qoR)UL=t;4i9Hp?WF0-Hkrh9aRPt;RdoGH} z@_S|@t9v0TDy#JwjV$_7RP<$sPg*yo^ea(OxfYz(m~vwKT2%CPhtGO9rt}+8QMuBb z(wK5$`&Lv`E=(skvgkWeQO9{ViM^M^mM5|IqnKRRj%#ESA4WyxGI(qwi+&sxm8<5$ zMi%{)qQ3K)^SSed^QH5ZBNxemBlQQ4Fn+Q_0|R8;mbhcvS28n&pk+niX+v@o*e zF>591YbUXFlGwV$ip_dveY1gSXPA+*O;X{u zHfCfyR@t~pWY@-*I+^W*9n20vFVid7(d;N`lVpi^oN}|1aA)U6;VI7h!a1^8ah$Ww z&cb4|i*Q$Q1IIbZ>?&+xdJCJIKEfSkA1Ldz=__n%beFt`(VgfK&NIU6Og~|0`U`s- z-Q6B7S8K<)+zb!~W}vXI(Y@v&&K<%t%^+bjvzu@Yqx;vxoDYR_onM6enZd%XjP7?A zI3EiSGDC#E*tJ`2Dkd&5Z80M>{VFhnNw<&dw{s zd5pI)y7M07+%3G&>?z#Fxkq@hvrKrd^Q`a&=YHX0+12V5_Cet#W~6Wn*~!Q*)r=Aj zaBdTx?kpG1cJ37}k~LMoSm{yW5;I!Z&v{CCjoC}MgY%^DYO}Ynrx_#cW7ZY!YsLzD zI4=ozH~R>?^CtOlv#-RrbKVoqG~kyu%rKRv%2b;JO^vBFb!MiSWoDZ> zX0AEN%rgg@`Q{LFs5#6WE)^MbM9?qjuhnahzNGFJuBbjTkh3Ki5DW|k1-k` zc0lz|jbw^eI%N%Ku2%K7)hzzIHVdlFYQ;tyY-^<@R+?C_;nnqC#On0;*Yt7PUVbF?`|_OR2i8PsIJH}V@OU2E%j0$}8#Wfn?~ zIX0M{d^0fR^{adNK44>xOR6_!duQzJJL%7%nd8j~=0tOnIoX_|6$IthPFj#hS`wPg zlbf*Kjy5jM?;n&q=2VT=3!WSsbDE}#(f)F9dT>CH)u!gS3Uh`sOIPNRuQ9y}=)x{f z*U?&6L%Pn2j1pa$HZ{lUI$NVzy4JJDLL)c!s~#`x@^l@gr5n<9PGpqm%Csr1$}OT* zcCMO9h@Ig)bH2GiYOf$wnywzxtJ|#UQ!2Vuluzz9aPYw4-D+z}yJdfUcUQ?)>y+$i z%!OLlMZt_>`DSIGIxNIhiY3;>Tx=GZ#pV)osr|y2$Yj-SQxsIn{a}@GgKBe0aG+Tf z)R@IVt+`Z7ioR>9A@$v7^6IH{5nmTnI%bK)y6a(9ujCMBp7^O+*~@?aKkJ|phd%iZcfO`J zCMaY|S+tR;sI$Op6 z>~yyHzj8WT#lLboTSX(C?sjvBxzj8&cNuw}91n4U#a^ARn>bxpak^#Vba#l;-6>9Y zmzJ&P1fDrhQyX%+yVb~sT&K(E(ZwZq=BJ*xu=bY4cccL@~dVpa+`85-Pg~nWe`$ zRIK_sZGt1M-5~!mG zbm^Nc4eEM3GD>u1+SDAY>m7||>1tt*g@s&Up}{Us*Na-Zq4CmpcGM`*m1$F2m0u6B z%JdB*4Y4yUH}9Jdq~P(S>Iz|4tRu92q6LGHq&( z)ur!^OGw7+S9>fhE)vh1}uH6n1&K{?w8U>GC6^L|3Lw&9SXE(zQ-xl<3N|sX12Hx*E;sl7BuJ zhe8f^Nq-(v%DAtwLri@175bH-mVu#ou)iNayVS)=uj~t@woa%Bt#u-{m zB-JLksF)vQ(^So(b5rESq&DPGQOFrCwsv`);|Wl(D7d(gGi;=_i_s#HvT?9D$ZAt_ z?4avEl93>*gVmMhP*KPkE>2;Wr>mtFY)Dtz$Y@clE3FAhu)5mW<3v~cB)^a|T%5u# zPuB)ox*=U1BBMpIu1uSnV|8`ZsD#)RHcf4o>LhhvLTc;^Gb?N4=T*yUvDC$(v&2%H z2bUJ}Q+|}Efb_3ak5XH3s3_zQORQa{e`od9TTN9U8ZHZ#6!M2HBcsbiN|)gBAgfKy zvHk0+QT)N`>Sm9Hh5TVj3cEaAn`!BWbaju65?z@#HOK1eq0x*k`Ip6UDC7@ItX-b2 zO|@`Cx_U-Nv97E(b^hb4#a5A!*dw-1ZIjwoYQKW?*dt^=smCl1+esv~eQ;$lzxSxA znnmX(%Zo|vz@eg$GhAiu@;WDtOY>I;R~2%GUXjt&B4x+mnjou9&9Q^NlSZ?2?QD;Q zg`DB46n1&Kw$aiJ>DnbSN_1t~)EuiT`d4yt@-SY`XPQMQ~6Dr5n<4tO-kBkysnKm`Y>KdU@ z39&2enHrfIC3W9KYP>E~mPW2{vq_DXoYY>yEyd0xY_iq`O)#mwZL-D->>!s~yWFm& z9c^5izcr8#n2kv)%0zhAE;ZH~iI9DQ+k&hXHQjb>Ut2~TbdtnOYMedRc!4*Yms-0# zRU@@@L#oDGqgYj@MNPM=CTJ8lm?SSoK7bO3LT<3s+U2R*QwukwYCmffsmf|m+mBa- ziII%h4JM^ZQnG3Vx04>Z!Nh4Z%cqoe&31-T$+ylB)sV6k$*^mJN#Qr76?O*fG94Uu zrQ@U>mC$ep%dAm6?3ord-446n>qUv8qgqnr>B9XjDS%3NuobsVb@Y4pPMxcGCOGnYAU; z^qmT<*)LQ}e(J#B&SHN2l?o^!gRU-UQfw_qD&z{wtX*#RdOIpXMBEiDD|CrqD=S8K ziIlqF?jWm8Ep9tFQ=<&K)iui=3kx~JvJ`fCx+=AFL%L>1Mv1OWo0?;F&CzIHA71`r0bx_DAAQ^Q**4Yc^Z`vJH)}M`Kd#s?t4g8hlrj=&M2wQeHxiM zREzO6GFtcyW%NYU1d}?<9&5b7wc=iDm+9k1ow%V86{6$5;NC($ad>2OpR}P*BeUAn z9NWhuG|JdpT}RquVIiNmH-%lEuK8NJAzce1qeNGxP0g{oj?!qBuA}X-u#ivOo5C(n z*TGu4AzjBrMv1OWo0?;FE!3!l*e8xn9hW*@>b{>;@rho#NT@?pPQw#T@PJ93Ai1d% zg9nS{^EQNxJ7|JQon(_WUceoeTD#otr5zO@64*MNoK%#F*sa4U)<}e$8axzawW#T~ zbEnxd;-ps9>GoJy$QhQVu**|*oR)4#)fv_(R+VW{)2*sAHHs^sNCtGg&R_JmNkl0B`s>Ik)K|-y3W=^39&1jlR7tbp49yasnPYKYjx>VjPz#We2Jwl z2p%owhr=m~tqk}$JxX23p`wr*JZ9~3yVl#$#-;hkgU1T33KvC2kBgLxgC~NlHZ{j~ zZIMP9a;s~xJr)*ngvV0Y<>@+COE;wJlE^60m1$FRtgcHnn$aa6&j|Vr#^Ou%OWAMGhCj!A|r$$)~&HP{<*kwsv{CF4w{h z>AE>GigjhRsq+^*#4VAK*ddmtZcW`LwLeFCwnJp!R_JYqy{*{Cmd`kZCYY4njA~vX zhgfRuayyuIRDeim;2!f%Ya~Lr$IP^->2}zcX%u&`s_wGK!b0w_G=*KBs#~>mL#pn! zMzN|)i<)j#-J{WrD*2dy911zZQfrr|YN-}(NY%a8C{mTxVzw*DhJp~g!u_cSQV&Yq z&yy;yuywSLteiGw^33vzDfKp!4~d=KOpc8!;#Is}6HMx1o2>ByyN4I7U8bW;q=Md# zN)a(H1}_v^CAg@G(Tmaso5@U@THH>+qZ(xbtggrGv9OR^ypX~!PuBxlx*=V%EMt`D z%CxCDR@W06&C+ETWlbvN7%!x-%hPqg7Hmk@Q;|`kE7PXtSY1zRR6^_+&!nDB$@&ny zM5;K(5fdw?Rbipq2lbcK3&G39&KL}`t`?eLQqouy3i-h+)-JDKtW3eH!7GLQ0BK_M zsz`Y`crD0kQ=7K^dc~>`_p-XgI0}XQ;FT11dAgp}vJL5aEiy`UW!lsntLt@*;s;jO z8}?XO$PZpgVV9>%E&vVddNVRgbY z&5FqtQ`C;_^4eBctUa z<-6ehAgfKyv4j4-Mj3RgD|^sa{eh_WQrP9``cms^NY{^%(ehYVrcKSUx_;7VMwfik zP#g+5!+X{)PuCY(xFKCXM@GvdU0H2rJHsz(CLwl)UsJ!OWPcNI?j_D38wiYo4^8S1 ziKYGwJ}Q>)79nJuK@&{sFPp6K0?x41+U0gG?P%lDJX^`XlZrAC`^@1VYox;)d>mx8 zsObzjKd&tZvR2c1CHM7A44lYl3l`*<+0tdVk2;Nei6dPLmx^ah$ZHjYnN`*GMYLL~sMQxiu0Y zErQR3tQIxh4!FqCkf>VA9t#UPr;A;ls$wn8fEQ4;wl#`XWm?p9t7;vMW>lHh_Sk8_ z4Xjm8ZY1v-&(t*k4@jI*8Q2P5FOtI-xk;^xSK~t-$@&KPnp%G=Gd{{ zLZf(u)wQKP78de|Z(Z#2bZx4o8`9M!GD>u1+SDAYtE)z{bak`G!a_drt&3fru8vx| zAzj@gqeNGxP0g{odT3Na>=QlRt=z4p?(a#JhM&|cMCptv6Dz8wVJNo|?luy0w+((M zc1B>AvsZTFMWMsmC2?iKtUWVNX|wtxCe zK|-Qyj6D_>@`pcN?DBNs{0-?Et4)YeqASy;=2%_(Xf&hCaP23lkU#us?ecUn2@UDm zSF6v`mDQ%sU%Z7JhYC&6J1*B9?@n;{lY-o`sYh^~$aaQ_YKJpK-js0$O)%~xp$!F` zK|a_$NsW@ux!tGZ4AQuM$!91vt$J}NiHxLa>kN}LAqjTSC);Cj2CJ(y$uHmxq6@n` zT@$o)L%OC!Mv1OWo0?;Fm1z`bK$l_DOi}@72pwyer)#{HY)IGC$SBs8)n>Lcun`c` z*cqm~<*uv(p}K~hD%~{H&aKfyebnS0AQ87Bbc-FBmvmTpKF zqm->H)20@;x@t9=(Pc6>D21HCvvzs9

UH7uWeLU0H4F{KYH7Osz{o>{Sb{Z=vLRE_E=cR8JfD-<>{KOr5n<9SY(vw%CxCD zR@dPg&FC^4*kfTKXJ~5e@^sD8(hcc4A~K3~WwohOA3MX5Y9=9eh6V0X?$J_vGg8G5 zxlCm5A&-$9cVW0ju`>i4DN2x)K@*I7tUcCv0cU7#?WBbj*f;Ok5@(RcrTG?N^Fq#W zTx8Tjq#Pfv8DzDoId;%b&?tj$b)9IBg@v4i78Y`b=GHDx*8(lwkgiiAqgYo~o6>6H4Doe2c81g3)7>+q_O-OQT+w%VSXYMV zd$){y@0NR}q}%V^YEu7uw{$sa;-2N6?VjVF>z-#ins!N4%gO*;OC2e`oyk*y;&kT+b>Z6f+qbqLI|F;$aX}`5@1?m_ zO7ZPm8C7yalKC18la8uL zz6)j}GBZeeY?DO61H_7Ye49}awhY&^-@%pHBwPEWcrZU~WxsFE)9dSa(%bX!@GsyYkY+UF=@sUg|D!FVkOzNJ^}F0TKUo{t^GZTqgE! z@!uulzn6;tULyW`nU=5T2%dYoBpUbfhWz)6q;dHQCfUcw{+p#r$2$7)jjVcO|;VLtNk@qib(>@!cC`?d>7Hd%gJXb>h3%itpZ_lwUAt*zM*iF4rzHkOy!BdjY9e8*}W2zOGr-8OO$c% zi_=26h`RTO8wVyGC&_E}72RG#C9z&hy_1$Uble9e-_NQ*qqe1o;#69CINT&K?c*eQ z&2H(DI6b!|x$N3LC0A}7J2sZrtjliJl{;%#;wpl~V{|&RLsk{>l{;63T)9yp-|-oJ z0cUi>k<^k@p(!%#c9I`;A9Ej<-*C!UullO3ll-VmvXMzn$s|86ll++0R!_=d?j4%i z&?G;hMjA4coKYcOkX)sov}Sqj^iJ9-IK@xJ#WPc!J-nHAo{kN3`y;bs`}40Rm@59= z1luYaIl<4k&$`d)4<^N(D{yJk34TT3c$juy4cj)A-kcTn*toAnF~@zK{_+UdeIsng%I9pLiSmn1Lif$s zR0jTQ;!THqMg^W}E58#azY-Q%cxIyemixB*j{9zul6}s`)vWY2UVsD1T|@qw%b(n8 zvtjy8U!4|hy1Va%?Nid5|BvFXg$O=lNcd*TgIKntFlw)yMAJUg$OR*6^Bp zExa|owY;^xb-Z=mcf9qy^}P+emR>8bwb#bm(A&t{*xSTQdu_dTUVE>D*U{V5+sy0a zb@n#*w(zzzle{ioSFfAb-Rt3gWjn;E?3@24qxJ2~uKkwj-r8Csdz`&yc`17SBRMv@RA@@ly4Q)6?^;jRSEtz}lMI?OZGHEd{!^=Z^`!Gs*n4KTWv1lVcn{w1 z@-!o-^;Be&(bF`il%AD8=cK47G|5R3oBV$kW!kDub}#bZ0QHKadNQr+GMY1D?q7K+ zJW$B)sn;d1o-nV}AN6hQLMyjy=WCAB^w{b7@5ebW)Cu{HUJSDknv2{b8J|^vs3c_1*Vx8 zwPpLI9{ycUiuA(ko|mGRhuk^U>rzgN`$JyJJ5fq97w%g*DRSU#TECRnHOEFq%-gVj ziu-+Dsm<%#c&+Q(nAqzQkMi{Lm)nb7G(~)jRoRh$x#j*?-)3d+H&G_KaIUj3sv|l+ zg=1Yd;w!B-kYsv2!_DngR*MnxcOg-!TJ;H9<&vV2^gR%Y7s5g}3VZ?`r-LreBXQ}Ir@b>gZYPN=?mqphUd)wGF zOK;EUDCt4{T~+;Kb+dTx?MeFGl+jcYe(|_BD(oQ>5!K0yHzGRv-&>G}fw$O7%1-e{ zhdpfzcBXv!sEz!7bm~by(zSN(KF!<9+uIxCjrI2N_Vvbjl%Vo9>lsmbbsam6hcHuY%(l;WqZn({s+qFY;>fO3l)c z%%QF=T7j`MpfRs1IXjc{Ldz5i+9M75Ye)9^Q5|lpy*e=5PJ4B(Eg}ul13mI;1koLu zR~v4h-Gly`<<+T~hMXQumxQbyn2G;Y4`zltXb)zEy|f4Cp+se=0D?DLUg93i33try zK|js%=32vgJ(#9>$sD-eLEb#?;Qy)@^TVCA7l(v9YcK33Q>Cd0f_JFA#JxBy+$Fmg zdgV6W;npy#7sW3;?@iUbq!$}_N61y`NN+)Or8>$x+B+ueYPB%BS{>^R@s5)_()gP2 zf9!R~hr4QTPY8Q!Zx=Tp~v2x#Fr7jD;#2VquA+9*4>(=AxAfb zZMxH{-aOs2%6VEQ^JM2J9*zIQIl4F8UFYb&a1ZV6MUl9upL*ooFEHK%#2*ZY+P=2Z zL}zER9?~ognZBMr!Yh-6%zBkPbN#PYqKCs_+K)%V;o6VI=uzD&gWx?XFY&tjSU4iP zA3JH5_qa8z*N-Whm#n)^H*BkS9uk>CH$E0Y%j!%(% z`Ok0ituKG1j!w;$0&Tok+@JKhulK6=n)kZ*hWDoTmiM;zj`yzjp4?q5_ultD@ILfD z@;>%H@jmrF^FH^!@V?CPj&|N#Qd8!v&_2CVKgE92jA+++l!f%TEA#J6yie+v^4`x& z`64gn%e<5i^HM&mpJKlvEg4I>d+|Q5Z{xjMKPCSThf&PTiR|FLH|v-3KFv${JTK+# z`YG0*MWMY<)BBk>>f3nl)=yc<{mkFyv?+@=!@2_MXNX~JJ7l8IkL%g;o`;g4~D(Cv&;W+KtKjC=o*%Dhs z1kx8hqMB%p@=Z7)yDvLPzVTC0q1?XcbH_|yoW|?dhBU(OS5~hm1gDQJ>cir)Zzo3Cpz4*F^FSl2iV={(73?udf~OHz3|JoND_`kDYBLG3B@N^?V{^ z&z&tEWkmNyejD#hUw361R(l4s{VzFpq$wR*d3&OCxxZmJEtS)rlg!3yx1v{K4LZ+w z_`vU4bsH?ki|>q*Iauxf#-qB*J0rhSc!2h~b6BB$ zz9Nzs^;VDk%>~Bag7}u<4BKPt8+zR{z8ye`W_sLudw*Rm5QqP0rn-ies`~1v8AGGS z@21CocY*PH5bqgQS=}ghwjoRVK*;DG{k$z4W#rEk_eTEKdKb%F?V|Uw$!ztA?~jr( z`9GYgZNh4uscpjpwa-^Y5~JSgk#8MPms-c)A*``Iw%5Tnl9uv&`Sxlp2T7lGFZhiX ziG#1#Obx58J@2eau6gFH-u_NuZHgA`3R!G^m0!~MTz-h_OXsUp`_wRLX#@8se`kLe z8NI#zUH#sEAHT2P&+qRK@CW*X{N4P){t$n6e-D4CKg=KQkI1<`r2U~PHoHImpuCjf z^;1@7x9j(F#)|c=1_YCXw3>_KH)HC!LvDIL3{ucfy zf3&}szqdceAM5Yq@9U5A$NLlf{rrjkB)>!reZ9?;_YM70j;4gO>=~@*uKu2-&@a<0 z4T(1u%UY|&?eAZ>riFQqU)3!3r~1?U>3+Gtzkh&V;m=6UeLb(6`P1`inUR+=EiYyN zyp*YVDF@U~$)9oiBd{`ec9few?4Vg^GfHVT-Tr29k|HzVm)Eb^=WUSevA`ns+ka{19~jQfo-MuX7{5l%G-NCECrLu)*GfFU z*1ivrGe26W!Jr)?q5fL{jiaGu)iN*bx9Uh$BkM5e~ z&xuWwel&UO4u7KN*}2vH#_QLHG{pMZk>zNg8_rkl2Ze{I_Jgds2-2nrzV;{9esFkb zwszeH7=OMs%$ft$zMtkL+U1_3@#2c&mhlfXG z_n<4LM_?z&8T|>Gm-L{S>?n`)7x+i{NBhV43;kpLwroFy4JY9QzT+{)B z=#+n*f4!#oH)t398;Rc(o?&}VpPf#UnDTG-Z_!K*IrBzwn;yU4>Mxb&3O7e-x`$b< zpiOGfYfN%|l%`gYs?QZ}4bMzjxg-ga`B?2%^6r4-xx&s==kNHse_ME#j@9kq**aG7 zvS(=2_;;wCf2Y9s%ZT3AaCQGw?Q_jp(N_j0d#U-V=_ z-pljvPo6Bqv#{Ddj>k2W##cVB4}|AxuOAH0(_U9bBBTE5k^hju_zx3*Bs|~t*?PyO zWId``8Zv#B^Wr+2X89k@)nnlWs`}WdDMO>ie_W6KCj`cSlK4~Mg;qC;oz2L4TC+4{ zbT3ZZ!Zv*+b7h|_Jj0U(J6rbILOfqjCeIe)QTacdt7pTDbgrHYFVnDJl!uhyei!o}KySHnxR2gjpC6{`S( z|C+qStMKdLrP)1buUY;Z)-byV9n${ZnwPA?|H;+w&2Wioe=EF9wVx2lFf`49|F(*V zt|0G(muG8lr&&JlGO2B5^hNt#n)lyoe=od3wJ#5^RP86K1PO+wiTdyBaisl&@TzR> zZ87~2J3)^2(VCZN_gLFL@<0Bs{O6PKYVF6T;WgTilOjpRR~ZEVGkJ;o@p*V{c0V@M zEdL8@nAMLWd1^9B^OAma^}qDLqAy?j-}o#1Z~gE5@BJVAAN`;FpZ#C_U;W?w-~B)Q zKmEV_zx{uTSE z$Vp40DN+)$=i62gWvte}qD{v8U#^2$SL&j+;f>nUcHvFh(~~1PCL^v$mkQg%4w_rk zF}yjuhx(lV|Izjx@QobR|EoKDrNg^~-iv_{5+HZyay}mrf-RRgaYL3b7n;z?vQNae zj3i%t;pn~hUK48Qz4zXG4=q4K?;U=?|NCZkSG&@CGkgF4@2`Avmgf7~ym?dh&FpT* zrMWzLhy`3zlYcKj_+(@ZQ%Lr}x9SL&p z)c20K<B2!M47I~5TWjH-@D`Wpb*Tsl;KyOL_KaAmf~-YdLh-q9dQr3qwb;qAGNtl-+QPw zckO#G)#lNG`ivVH;@%Bqx;ARP=-$2WeY!R`0+3PnmG-#jy7zF$qWc)y<0Rdqb5$Tz z{c*>FUr~!N_d5JT(ctz_`nwDN_u~I+(T_N>JKp#HT^-WzK}7g;OTYH_)FMAFfCy#j z`MwWyN>_PmUi#%XA!(6xXbVl?HGsgK==-47;AZ+Wbl+`wZ))dn$DJhU_>fRHLn~0y z^?Lg2;F(Vunq!kCrzcDP@bk=Vx=Q+~1o8J<`s>g=S2TDeO6YgHR+Z-^f9qNcHN5;L z?o{80D7vQmK1|WoBxZav?s@dDZaQ}c-+T3)z3%z$1w`P^_I*Uh7!4&EJb#LqLLVfe zONk<$JZ&xVzN% z@wm-C$}(;=IY+%5_m;Vf#L)GLZ0c@I^h+X5V zzM!eD&;rQ+sK* zTXOI3mZ{7=ihnY0MSWlC`>ggCT})=28{pqvZq;2SkUmjk-~nHnU6 z7pszW^?jr7i`q-%pNw-u1#J>UpM;MTvo6;s4%~X@i34|wt~T8V>N5v!qv!Q*GdSBG zoW+j(pSr%GS7~VBz1r&g64iOT@5@x@hX*DGwWVL~ar~2UFHzrj`o5xTtmEQ(3OYd$ zeG)akzbXp;`Tx{Xm-c;?tbRzKCF7FPjQb$^?VeQMAFRGVr0;9mZe_7^eFZ&~Ao?Wi zR?NCwpP5gzl*$VjT1uVAc0-T+FSgUe`o2!>^zgoKP>n;=gSwKrE{%d2_mS%Rqx!xX zZzl@%UGAgZ#}G)LsKzwjm2{cY~QzbC3O9-_ut3$eVcsr_`dIu zkDe7)K`G6+PoUrK6Y)>RRaf=yll#7_y+r=Ws9VBzxleJQN`&-@yhNj%V%O!)b!oNQ zbGfmvJ|&<%We>`I^=W-q?n>C*CyT$G?*q;zPj(nRFl{A{e)`rKqZWo0@)H+0|VzR7*F`xf`D?%UkAyYFz{>AuT-xBDLVz3%(m_q!i(Kj?nQ{jmEH z_oHCVWFFD?^S)p7{j%>@eZTJeP2X?(e%JT=zCZN+vF}fPfA0GWu)p^Gt?%!B|LFT? z-@p3)r|;h#7D0sjvA%yt7X7Ew9Ma)_9RKcuf48uDj5c2+tC`FraO>EcaC_2axWVj|xP|GZSlqk}OPE!Q+dE18J$}zkd#`r)A?<*q18xn!R!<2xho6S6 z`bT2h{&Cp0e=N4VAC1lXCtySWnRpP-V{!XG9tD7HzQgVh-5Y@43Hrf8+kv{hj-J_YdwL-9Nd1cK_o3)%~0MclRIeKiz-1|KtAK z{g3ZV>45w{ z)Dii=tHVWWI9{}YqeeJlgj-oJ#bK5QxqFc!I_SO%j~&9}hVam#Gw`^f{dkzrjq$i4 z2M;L9-~mHD^zb4)sAxAHOw^AD58V!r8@g@Jb$frBb+g%QF1sgtt!!V`%lg@CXHUys z2RG5*8#mG44>!=?2RFC;Ox^PGbKLxLHEw*l2DiLig(HG=JdlnFF5t-EqB=-8j-!Or zy))VCX0MmMe)a~~ewe_K!bu!1{1+0fe@DXgpFO9$yHxu14{jDW*ZcrC*?7Ib#)Fss zh=(ry34`s+d%lTO?7!XX_o|dFZo#<{x8Qug=Nm}P`jn#G{Rcc|=_b9uLS)mRewVCT zmS=C2y4>BZKmrWN)f&H^p~n4EI=0>2hbPXWqF*@ckCZpsEXV z(A>y9KT9b%;=Nh+=GlNIdyDKXvnp+e@>^wZ?c6fpy`_7OT6>fHYrBsRuVhaT%1_VUULU7L z`GMZiY#=9lM)nTs%8+dE-HWnk2J~lU&vJsgI5+G0bM}rw`5m)&Qd`1AecMj<9oITr7OKX&0&wa37VB`Ds-A88k1~hxK`_xq($vn+{Qg(k( zzCSyV9Spt?W`~@>ht93sq3m!_KAb(^+*E&eZrXFPbL-&yt=&6jM*^CW>_La}t0e#C zIJKuHc6{%13)#_tW;A<99ib1DjyM@7cR&&&}Q=_&ARM8RLIk z%$Khv%VXFh)bA*6dTIT#J0^cBCUZI_=QW_)73*tni1~q5mAhiGe)Cv6(Kc>REH=-J z#pZ`&?KTr@lea5*H^#rz);I3CbIkweQ)#R|KUBZl^*P78X>zv4sca{Efp=3i+q$6c z{A9ATLD4RK?~`{kM#7v&Iy?$eEI4BKIyl*RD)nyR-O{@i!?@tx%Ah*Tu zU)g}$&*Q3Z9jgAdLh*beCwoti`kLcKm|nji*WJeYLq3gVFY9-*1+QP5tS}|7>z`e{ zZ|=c$gm;^eU+cv&5GT9j-A3_C>(X7>Vs;r4cd3=_HQsHpQoDI5C$Qt_%YxcLM`WYc zp=zGW#_U~{jgjmaziPC&>{G7)dy}$b{9UqRdehl`r=)Dn?|91Vz%TD&N zce@nrcAKPZZMWhN?f$=)ePdSk%|_dHpWb2jS77&r-syI`d!EM1CjQXw4%v8$LR#4` zw93A{wmY`P>12<1w^w%KHOU^$*4$@TZ>8sa?+ot_VZC)*;^}}+_9E{NieK(0_sZTI zLKFQ&DT!}b2KC1P6xbMEBdU0b+ej-1?z1a<05+c4?t?+RUG(?1Z#!iZmQMC9t+LMw zeS5aDj?S8A@8g{n`Ic5T+=s^N^SwKIcMAFY71gz8&vdf)_3jk$-25SUBw!efTo7x5m;~7cXae2_azRXj!G>EVZTQ`H z{tywzB^YcN4QvQz=ihzj_euiYN*&G4(WI_}``VvCkOh-^2jr9Kosb?T)zld-1;RED zM$q^u7tJ^U8(yUnjZzU7^fH>M!x5|l!;=~rOv}VBsEDbNPm+20{Y5@JpGU;h${>=d z{2PDbX29p|>l#JkvsTzZ-_{M}+~s*9UweIn@QnOouRHG-?Q1paMs*0=FKCB^ogt?6 zA(P1XC6H-oBYK5SciY-yg11xiC1&alzwr8k`aSDuFo?^k9x>`c*EWS2CH}nh%xhLZ=?ey zpRRZ#dfp@&;gfN({?nE&Z`hZyEH?+}dj?!rLFyt|~U z(Ontlns?W9%y;Wxrt97Zc*uHq=XiH#u#3IB+XeUh((%q^nAbf@t$6ofpbhUH>Ewy0z~b#GkJ_rkb*j3@lMJG+&AV78&8eACN&6O4?e zHxbF03>jm8cV}DK?X22b@A;)S=}mdl`1d?-2J+7DkVgT1iFdw|$0r|l0?8RfrQ==T z%`y^Bc(Y1ExbYM-Ci<%R=NRrwy*Wr8_U0MvLEb#Ma)E(PdbDHZEhZr~BtF<%RQAN* z&k`9De97$oXU4lH!~78Mo&j?wOZzvN9j}mNR%@?^dIeRNB?fz#x1_KlgFW0UDr}j- z9^p|k!g2b&!yPEK-Xp!k;5^5>umhtZ@KN4{swzDSb5zQXBvE=g{9p?RUvJ_a>ENgC z`DpKmc7^&k`-g^C{j@f+`I3 zRIftN3IjdO!$^|xstojWuS(Er2Sn}k3~yEWlkdUd?s%pb9mZQ@_@Cvi0Xc@=U1QK^ zdo?B9+`CEk0~qe-cn?U)eKEuRT<>DV9ger54TgDYA)|32MT8urxL@RLk>Cev zD15PuN)x}>Q`_}kgTY?nHI!20Yy+8=-ipN(*aR`dWDBsFXNr)fQajro<4w;@h)Z1S9zBz zgXHP`)!El%>3qd*y^Dz{`9U3W$bi>+4}xiV?<9l0&O52F2X|m(-Rr#vYyDV$PIoi` z{oI{>L-vi?H!1z<5i3|4Okr^_9V`zX(jk*Fwon*M*w-G_b3K?hxaIIx<@n6JH1Df#K$nuyS&E$ zd93$1279;nIAVJ|1HH$4JSlqu1HIRK0zpq?p!a!CB!N$2p!a)E0_1p4X0Q)p2J`t_nrgnx!&^_>=WMe6!v@u`=s}LSmI#y^8yC_l=lJ^WyY0W*3Eb?WSBqg zy%1_&W2*9gvg#iuX$5dKJUAj9B^LhsQmiKys-oQZL_TB(<-sruF!M@{Rbj+E%Ql=Am? zy*EbF-rGR&_K-q1xYF`N@9h>X zKgwQ}{W0`sdNPpl4o1dLJZu+aymxx<0>Qf(f}eWtwkWwedrkIdN(n{8dl(r%_ukW1 z@?M7E7v6hO*Y|nvXRu#-?}u>j0}S*l?*q!YE8Yhg^w-`8iSa`W^c(L(#OQsP!G7y~ zn2h}h1O3kX2yuOsfqw6Olq4d(^f3nggZD9F{5S*s(fc@%Pk5h9V(P;6Pu?fVlusog zmFoJl_bJsZG~{%Ca@oIR|C;?<_V3w$WdE7{SN4Abf?YU#h5^g_bSN)~HcGYr+xv9X z%=u1%_}!cRPxik#+&q`tg6Vk*?a@(0$NQ}JIq&n{7eIA^_eJkZ-j}_v zcwhCt=6&7!M#vRJG8QVi9`74UI}NGQC*$sg+;1}6z1}w!H(4fqV6o$UE6I%K0XaF> z`xfzd-)69^_ici{!$3LjI|O}~f%bUcRT8gEVt8Jcle?C8rNX|)V13^A6!v`v^E?_X zydN--@BKir{gA<~?fo!nRnE6Pxzlpj$z3;hJxIvx{u_>6{zxCa^sZv0UEjNkjQBAF z-N2(^hAz8)!k{F9W8SJ*+Z;9=940Jp1cR+sc{ei(w_x=FvkKUgc?DpQDfc@F~3xl2EA>-ry z)%zQR-NE}CneulAI@9|*kbijpWU#Zme**iL_dg7FM-Ri1_iyh%40b2)Kfvze{g=V+ z?ERN8U&V9#jI{FR**;l$A3wwJ?e$RzY!`#=^D$%q+s$D6eS{S-eZkV6-l_El{2qm2 zy@pQ`8}#XF?>@fEU_(BJYhYOh8}_pb%Q4siKSzrEJq$MD@6m&w!icQ!gt zcg@``cMkZFRqeaRzc!t>@=r@jqVr<8yZfh+h1X%AbN%bUnQ!#3%V78LuS;y#W1uk~ z17XI$eg}jtsoc1a%nzF21`L+>Zvf6?pyS_!!KVD1 z5Oh-pn)Yu>R^E((&hv5XFXP{wfoA-h6Lbp(I^V}A>EF`76@y*i-wN2R{eA|U_4~=j z+c40ae;YuKe_IBd_isy<+>U`3{M!-N=?t{!pH9&28R(w=?MdJn3{>#X0Mi}(GZ}2j zKNHwl{vA6oimjr5M+8vbzf*_>ixp%*a?8Fxt7BYlVAIFHbI45NIc5-K8FPpIJ5x2z zW}plGvkBVEKu3J6eKP(&64SnagpS_iE}~L@zdsPN>F%wtd-(&3!|?|h&U;g-KjaTH zocHn7Ws84+!S3rH0N;pzP-B0%8Gho^(+6wr=j#nkZc0{E_$Nb;ef38}$uZBCd@N7> zL;hVD$@lm5t|YhMO-jBi!(H~nZAk@&42i$6E92jdVLs~LO^tUL^wkFgwfc=-AAMA% zoUDHi!(Z{wQS>x1yfNZvf7z8=$yMZJN3oS$4kTPloIsSb7;1UCFB#g1v-yCT7)f9%R_=IZ#0w{Uw`_|uGpEq@wqK1{9ZpVxuY?C?PU zJQC&4Fj&K%(b|EZuN5Z#?a4KBt=x9*I7&0UPx8thFFa6q+e9nGJ`$XUsl**278EqSUDuHcQ-BkL3W4J$co^T>3uSW>!14-UQtz zgtR@BAId$-zYlr+z9AIT_GtgUO5*)GFlv#<`1eyDqOj*W?P2*6dv5M|x##Czkb7b7MUkEjf77q~TT1E!8L2P!A4ndGcFAIHc!}R24>dcu zs6AflHwkJn(98T5LE8*;nZK>p4aXVmavxpQzr^2Ru$TKgz)tv=GT1BpOKIZpAH-m< z^dF?!@g#%2%0H>F2Q%2K{Rb=TAq@5!{~-!{D1%+$V}~c>Ka7E1>px7fJ)FT_=RX|P zdxZZ;27A5#NMMihAI)HI@E@&YK8C^G=s$)`c`O6H$$zYhBYh1<655|#xi{zD68y~c zV3p@T&VRiBgh0xVFyP?hQ$KjC{{;Ab#(!dn-A-ZI%le(%+k9-=c$fK4>d;QJ@!S0; zDeb07i%wGePiC0k;XhfM4kPB2zV3fAy{BPNj&^>6cqY~F^q&%_R-(IEQ3BN&|EY}X zcll4X+8xZ6Ph;5M?LSSi?`E~?LaMgoKb_%zkNdOF5@4ijCcGOGZH@P>-{vHl}YLie`R`L{7V?-kNGdro`>-- z4XHc+W_ljwztn#j!~JppWr~}oH!fCta-Yb3GWV(6ry((sIrJ|JrRg50(ixxeFQZZD zat8XWf4Nd*T9vCb$;%n$&-pK>8u_nau+RIi0P;%zRSfn8|5dzUaRO*cJY3 zlNjB2llzkYT41m9U!TOh%kS^xzU;p~^0zo9xmy^M-oS8w#eV};c3G7 zMi+V$RhRi>dam%_n1{#%q_?qV^M`$nK9)B7P9_Ev`f zoBmrtc1gUlLTU_GABjO1ODYxWe(@&oKYQf4^d;OHFy4zXId@2SV;(M7s?0`A_{1 zq~!i!l3PW@)&2)la(^h~j}F8BM~A98=p z{VDh7++T8k&HXL+_uM~n|IGa>_dmIR=l&Du`Go&T|5N^_{m=NH^*`r--v5ICMgL3w zm;JB!U-iG{f8GCv|4si}{wMrzGnV|<|90RE#*Cl{b#eUfbTjWkX*%ZbGRztOyXly( zWSDpPSEghB9>cub|6V%g?=#Fj{`UiB1+rd)!!rI480KF82kDr9$S}LU-kP+=?T;Ad ztp6jW8J%7HP&+&RRSb8|zbYm7j~VVg{*O~~|3uk_?IGRS>GrWb*Yc@!xBt^nvL1x! zJm;Q1|EI*^U(H~if3?D{2{A2`HbVCJ{xu4V_DN&dwf&zFws^tro@>z;^;x{$^AEoV z3p@J%AWBN5h4J&3iVKCwQfc2}qyB(ur8QqZURx`->WzJ+QWJlwE2a8T0-B{#X{psH z9$gQl<@}#Jm(&{sU9z{m)08P6QxRhd$Uz-IL+F|R-?Az9IwDxmKMhf#j$y| zUA2sWVra}Ngbe{LDJQ`57{MPBUe z1qf9(#PbR|kL_j}W38CIpfoXacwm2FX~K*fQ46z)chI7FkPSrCNZCDT*36D~A@8t7 z^RQ9#uvs(TvVqkj7R@6@%_C;b?CcfP+2U-Yug$JDdD`M=qo2)gHhJ0NWTTJGE;f01 z)ZDbArj{KwHY~f!$S=%K%}lfXtB@b!8>NsRVf{9d&l^YTiTq4qa%r;2X`9H;mBuCx zOVIe(5<6%S+afz<5wgTifIwI^^JAsOg#vHg(&F$ayL_4;gg1>4PSNDtSe`4Nnvm8d zga{mq!cqn-iz3evcJ)In{7QuoLBGhr(~A|6%@uV|2wt3!Dn21pVxl1WYNAl!18-`A zo$jV4#P$$cLvBE+8e$^})x-KpXm9?qVrl|)7Fi^B6qaNbJ{Afh15Ym-CD|mJ#EuwK z6Ouu!Ju_1a1MEOPMaXDr$N)+Lhek>V2TPMj_?CoRMPT4Iva)=0W4yA$*xY1k5+k}{ z9Xr)Q#4b6fio)Pg_{BKQ+YExaG8H>xv)?e zJ7SO!QrKkh;irt$B1-Ih94C;ykY7e_i=Frs{|uG^^E2Z}HyNym5y_Ush-7OP@&ktk z4KCBT?68IW@TkF11rsILTG7u<7Y(okm5i}8P?}gCW3wTom6y3_;3);MFR+HN;GPf`++(atX|j0UWMO`? zC^b!+K++ybkn~T@jAMSzpNCYRRKXaDq$WlpDT;MVNl}bMQWPVR6q#bVWQt@B3Szmq znL)m8VyQGfdl>%?vXf6hGBGnXRa#gs8l+6jUW5yf^9>ZU6GgKYvSacH5tVSMW0DjR zrXU&`N-1rK&E5tc2z-=6l)a9nR3?GSSi8l^{H#rvqA|)@wl=@xRxOJJXw!NP)FM``;bBAA()(5}-;kwzEQ zJuRJ8p^e~h3QdPoTBPW#3T*@_3`%K_If!%!$kxmr&d)6@4X{fB9Yg_zI0H|Y0t!PQ zY6^K44`o=*FpMcMLxq&lP+QPx8D>LChTV>d!-J&(t1XJk=s40wRCb$)%3_ycAe=o+ zL#-)LibVsAOCiiw;-X->qzMcT0l~5ZGR)sbK!yFYVqDD?hX47WDO;dPajco>xli9RcaC@E8dB)U90&_)6Y*TkQFN=R0Nr9w1k*#$_`XmZ7@&RffVz69V0UOjA~?_tx1wNSpzi9 z)qo9CbubZ&Gqr7^Cfqa&6K|mi7qZHc&t&B0v&mn=;6vOPS zWY{L>h{#wUNU>UCn3-AGIM9Uscy&~fKYles6ozwEF`Ug2#&CY9n3yQ=7Y_hRgGh(7 zb_3+gCuhell8)}pOc2WQVdGfZZk{1b*l(VhW%s{k=Gh|?GYctFqnd^_k|3PAGhqD4 zqxeKFabZSm;>t{cQzha0Gep_VR^^7$RB4b8n1GiLiU2fn8kO=>rV?w+3q=&NA5BZi zkX`1E7K*}RQb`DjtYV~PPFxBNCTZ!c3T*`9Dlle|aT(Z2XH{q;NKtiJM7V^bFiu5f zh}f7cL+Hk+3^5#0Ve2J@T}%9CukN8SS!wKA;&Cvs*=Ec0Ul6 zy?ux(okn~694KKAJB?u=OQSPQYm?42wOmS7%QUUcPxz`M2hBK|uC*1J-48@&cPdfY z{XkUdG}>ExG+k>evNSr=v^EJ#Q_D21O|nwd($=@J0h^|8Yci`J6q#uWp+iiQr83Rx zE+s3SVODoRR+=F|lcmv#ph#1J6tSaprjwPA!3HCZat zto~H8(ivv;CuF4wE=`t3XPV$r(yYU;qDte86a$lzmBJaO1~MeEf{DtuN;amkVlsq0 zR*b@s$m*mr);i2m38}0OSr)tGOG;BVE6{;-mbF_3G{!L0H0BN&(3l!qlNh5l+LVxp%r41HVN6j*s>B>+oWiWgn1PJM5S3Mqfxvi8W4@FzN4as;VqEANW7@Q= z<*O-Y5SJzk6O&7&`2`yZC;0p#jx#N?C+{zqoLrnNa7={oi)2w(q6Cs>9 zluLKRC`jVrPtFpHz#%g5^uo5+5NfY+2X+Hk%7@A{=WV;&Uqq2C9s71OL*)^ z{vzJHc)S51HiQ%;h?^1`3p{`%aZ_w_5zmNd9UxI0-!2e$P!@Mk7RNq6gsdBt#f{41 z*ag~qB!A!G>S{oBs`Lac!X!tXowv>G{g=D3X+Tvo=ZbK z!h>lvBpM++nnrW65vw59zJ-GDprLs}_{IPt$dX!ip&&eH2wJ3e1tMsXT6LiyH7X&p zG`>l}Bj}eJbfF-%Cn1u4sWpj*Z%iPZWwe;K+`|x%$hRki1kv3I21Rtwmxc@KgU26#uk({~gCba9cQlv4;aONOklXTE2L1eQ?I&%;gVmfosMQ2rL zBS_(*lpadsAlaH|YhTzf)isY%v6FBYm7!C`WEpx_L?tAAIy4HIpDwC2b_uzlq%5mP z2{7X=<6KwZ-LK5j!91 z<|}nB!EU-Dvs*=E>4e!^TRgsy@H|o3TU$Q9&><{UYm>AzwM^66BrAafY^F8{C}4;YwRdtX`GQF zc9g6X&agI+jR0HO=5?|T2Tf*eLq%o}E=`uoG^;%P}2t(6u6i zq(cq~3cEQFW46Y05~8h3Ith`Wuv-H$25W@l5`hlk>C0_Qw=FY@R<~fql)qFbZScR?(`5e1(|ery5fz}fcyw`Gq9sud z&eT<6MB=<0W=RH(ohK$q?nM!iVPtEoGmLO?BDq7y)Y)yaIntaG3=J}81mjfl_!XE< zqO6T#Ob5o*Ssh?b2DU|+5&?0l6!lBdz{W&iT%Emswgy(|J*(A<${KP+l}ePgfk{#- zbyf$M^M9c)6;%p_DS9x8N>M+A;Khu?e<_&3R6i+Wt80uhE`E4U~vlyabj5_+wyvW z1UY>c5Xd(rsYQP*^=GOs8B3DnoL)?w*(Ncg2MKfv#^6&*0a3}qQlZ|+$T0BxMoT#S5(SioyJhgb7ngD*FEeOTJS!(ep zwRn=608t0Onh}ms7x?Z}VDGkADDaa)Ae)WqC(kfEYHqPEL=D*Vasd{@#3I?LELA= zni7H-={TtoEP*4CE3*=6;4~-&C%YshgGP=F8n9slHY#C*2Mh{_2H9Z~VSE$S>Rv&y~^?`}i9~qWvI5KRip+W^a36pE6P?=M#;rPJF_=WtPvuF>EmX`2b zY5XsUj}slT(pU)ak}$g_BH~|B7PFa%Z01;m$hO*DqA5%Y%oPQihQMfIX^CC0XeTKJ z7W+y|>@*b!}LNxN$?QfdAlgRyO5$?5y;$TR*8>7 zfQCDE4M$oPfr;D34BX5vhB&D<#FvJ}8G&GfVzh^`(!foI0TyEyngN>(Gf5`9O|1dk zq#3YDvx$`^Sd(VpCeb{$kjL2xwjCDuuCSn2wmb_h6!}(Nm{aRLfei~KiH%k*9M{s~ zOld5i$4d-Zv@km`B0P{{Nns)vzqD3N0#Dwgia?o9R0cMQYiN)cSj5w(=^)J1;`CU4 zfq(h!Qb-g$tD24UPNE^!l2DT2nbwgY!%J2>Xhc=Zi}s3v##*m74gZ{OWlxMq_H~TN zWVOvd5My&sM8aP9hZbuotSJ{Q%`LE(u*LD&g*^LY@S^k{@8Znd`wwlfn!Ukn%$b`vk!!mS0 zh72Yil(|M_=#T)7FOE$}&{7`nJdK88-e=>AC>pX-5Mj(pLuDii2PBiAa741xNbR8O z7K}-P7`$Ony<$Ly@$?r=kw#ob3o;}i`LRObA}Q$d7tm6Pw*{|Pn3$cNG@>$ymvA1I z&_Z79JNZI>L^5_FKc|wNyt#xfEea|DO33_JX>p-Yl;EYs;ZZ3-CkT`rq(DKcnuqvm zgqtTaN}C`eDj|4T!y?{CA@E5dFopNmi=(3gM@zUI7NiohGy)MbatQ|q)itCn05o{7 zx1fPu>McX`x@-d~LcyD@d7JR|Z5{|-+8e%*%tU065WUb$;8%NbGN#{&BIA-~^;kl~ zuob) zw=4uk0Z7g1{V$UcO(d=XD4na4y;5^W1SH624ruHoQh$hPvYSf@PfN8a&u<~I;FJ%x z)mi0)&1yhmtq^Ez6#|K^LN?b1n?q)Et+rA&+U6F}q>*E*GsM{HY!jh(jLcQmn?_a| zn<-}86l`h($)Mll?)D~;EWo%*r;bN$s`q?kA&SOO3&Kf^oy1CE3S_Ou)a;tVBB*w%WR$j@1a$d43DFx5Je%HO5HOQ>Xv08YE6fPUvV6sWgtypjfk~Yn zkQf?-35EcYLIRL<-2h06Q9#m_10boZ-fObJUznCRR|b!=JFW_0_e2Qcb_`HHB+42( zD)X=#EF?|PGAwEt7PSl?m8G%UEYL5N9}x8)5cMAr^&dDY>tQ#NV3}0T?jnPpJ^hPv z_LRWUW~IDYTHRVJSL%%_*9MxRxm9ko%A0JvCMbr=Rv~QTXd%aIjaGHXphXj~PK--n zeHJHRjoeqz zV30^wZAn10At9}%gb3xex&TNjS^_;+Tq$q0wi{JrF9>N&{h)(}?+KkmCW8#UArxb1 zwj>GLBa$S%DUHSnw!2kU*VeaNyx8@NODnbG1N$4z6;^138&M0hiFeSVd612pN?_NZ zSu;C4g}lQS&BI2`!)DEVLj+cjSTv6qHIJAzvy)9wXN$9qzBaqsVNDEUZl^-x6hQ$-=foX*=vy z3+dsjDAZiE7lH)cqKXwshbT#~b)_LIZ#4LTTwP)3)zuZzxkB~Cc9NS(s-IB3h7<`{ za0#u-Ux%!&G@2quQx+z9u)%g{XyHRj)Ge!)Gz*GZy|vXkG8oJ-xJrmRb|Qijn?7(- z-QimdautDr+sMlDZIpRsjq*mdRKUagqffy?~m?MA&(=Hp)}2ng7@G)}}UR`UIVkDB9 z7>T4P*7YPsF%n5pj6_moir11US~Vz$-7>@+7dJKJ>q_M{cD_(prPUJoR@P78g5v=q zzSdeV;ey44!(I!4iCe^uHK7{A0XzDsdIc2Fo{q|*Dut99Rn@Lck=eARk&{+mI)yfi zEckJI#gC`+k0P^av*04Ue!Q|#Z}N|NRACbku&cB(y@Q+9f2vne% zG*}{W{WuXAZ6pG#4J*e7OZ*EVVumUrlfOt65n1gaBC}2G#YtexR<*)T)&bmV$tYGR zcyi#77*-mW8w9xYUI3*X_>Pr8)ZWBkh>Iz6KM#pgQdyN52?kRb0~)(6L}b%s#D`K? z0vfv|L}b$>;VaG3QFOVcA;JN!)K*tZ^=)xFCKB_642t!YmRU<+hiO_SF;;681v&*f zuc6ujm4%|ZLq?|%r3q6=OJx{IlZO-K1sXGK{!}zZIonouN>y4jt=-nJEhsg`JQGMhHjswtGCdb(k;lAyCHOr~@&fZlNva#ao=pZj*WWreulhH$qJdIKmApxV4gH2^SI=qR6s{Qxc4;I87l( zP`E@hO@wQukjgSxL}Ye-W(vz%P8(!f%(bbk%FG0o^_tTgz<1c1_@kh87=@^eu86q}DWeD9Em7!T9DolbY ztZ(vrs~y%i`FAXJQKhiUYSRIDRLD)M<_#*S$n4%CGP@s$%HBRil}@AG4+l!vGEQR{ z$kOOc)7qpnO)b;3Hpxm+OKWS7rfY3QX7>Y;*_}#Mc0UkRI*oQejHYXCMV3Zqn${*^ zX=<6KwMkZrTH0D0>CH5KTa#J+pvX*12t870vQ(y7-KAuuGtBBP$VxK=XtFdq5fo`E zkRo=J&UCWU8J5Bs)&{Z>;F2j#aA`8D*^12WPfeD}G^;Ns|mM*8I*y=6&-;{n<@uCR~ozawj4kgIx=ZHc!(cET04XtHvC*!yRvRnTW@)o-BjE%;poIgITkOgEi>uYGYJ+1UgfBl) zs;pPbEYrGhl6+mdoe6+&uLvQWev}Kh$q*t7<8PE99zhFVEGiI;WpA@vUlFSy*FdU( zU_WdAb_-{`MT9;5fV+y>bHykh6lD#TBw6g#23a_GBiJ=0${G?lhDBM!qAYekr8}xc zSqDT}?4$=-BYZ+bAyVx}L@n&>wNY)Xv5~k@+bq>r*1e7iv0L0Q~ESseTP z5VCGm7B?!3V^@5eXd>ZRG#X-it%A6wAV7E=jfO;VL;Ry!6qlq)cq9$+2+yR^5IcHk zh#d?RBpD$*mxg$R2h(UsG(vbZjpkw_Rza+N^@h~Agz$|4M35!5Y`q~oXlRoVzM?<` zEmEu28&abZB1_|&6g+}{sX^-vsXYmi^h>QtJbYsU;Ve_DUE%f@g$Y}{3X^hbA;^wg z0mxsjhoESxkev_sObXe7O7R)Cc0*j;*^LN9i-kj=iqW{O8>f)dOdV9B8R3>LzgZiT zVmgf3NoLa~?G4A}q}3-L=Sm2(S!BVbUFMh$(|U_7iUr5cp>bua13**R+D%begGp1RG0Wyg zB`K9rHa9|2ieS=IDHNs%CMC-jOo}Ll7wo~LB-y=SXcc*TIOrmlWxHu}I3|JL8;%jk zTf?11rs|qEhC3vgZE6~vChZCb3TPkE()$7uQ_yJ=W4{YX43=sNQ>;kL!Fl+*cxOAI%h>Kgm5rJr(v6+l>s7VQL7|nkwAVl{S8rBSIqcWp_j+SHQ4294Ru~LKUa6+ahfr$E6reHQYWG$uMm& zCx~pCB;2yQOgiZPBJoc4kU+jiJx(DH<%ye^493#k+w%QJkuJmSMoAi@MW&mLv>3@! zb{~saTGCDA8Z@Lp@z5pVsJ3PWDvsL3E6-30m1;tuI4%%qR4NY6Ez>RWx7}k3k|!C(Pd3BrBapyC2M{)5xicERD`IeVc@(sik3spD-*%Ep4r>vXF8HHB_g` ztbR~rrp1l!wwf%JX;ybBS?LV3x(l*Q*LpE$q!|K~v{cSW5j#p)8fT=49VIJ;Gpr3{ zBS5OnyiV5PpvkOlsL1U8)MTklv-(rXN@tkWpOBR%xHMTBorsz=6-W_WN@qG*=?qKZ z3{wM{6Rgw?%^B8^g1^^AUn*!B@+D^|!<=MIP#J4&PqW5lS?m%Mtt7*gX(gOeb+&F9 z&=^}=)0ks0pfNSJCNV~zCP`t8u?0wqtp^4)R#mpXr{x&eJ(|Q?Z_9YDrP%5%``?mz zZ3WMV5_j4afhqT@2#m>BO(C0TZZq>tY;Gsx&}dw$8C%78(G{jnOMeI0&;gUa-UF+Z9yX zY~jTe<@M44|JI1D^>yiuX#`1cOxxP1u(#mgroiF-2SkYqWvj8hzP?hwWK+Vn*&5=- zL3nrg&H!sl2x3{lNsV9$9D!V!l~4nxK`A)dQIHH8*%>ro!v<_r!tjQ4S>eziI}E{; zp+Qsi6)IGpFuD2)l{v-ggHNnJFtPe0!%_`LhD|k8s9+~yat#$KbBZ-QIxtdd;vx0; zU*L`?hS;$Ntrk!i`K<~-U=hI1y^;D-(_&w#$qu^*~@WAGq0k5E#t| zZZzMh9dBl{s5cuoY^y#9tP+gXg8*aojLe5@=7GR$9te!;4dBsBaA&=(gGEGkL2?)> zA=H$nt{f4WDjX5n%&`b*7>$)d5y4w$r78KSTt_ObHnpSsk zNEAG)nvL{Mq9N9jP?F)9){!8?OIAB*L{-~c_KJbVTCX+@|D0}RPmDqu?3v=9eS1rhFiQHeyh>(hIoYy$`IZwFR~5E(69_0 zkRgMK2W75N89F3DN4Lr=64b2V<)5otYvoEE@6hHee^e1g{WAp-I%payBT?A+4b!fETF5+Ng+qr_!j5NXD*IHdJPhHbGX5eeA*-dz7GAy}@JS({UIH%-J?%Hd3sTh^^XdVDBsqk)%XzJPFc)=@)>=xF|My z4T!``1QIvi-XX9B5BC#Ld8Vm#JRMLF5Nu2EXz(CF9$YWCD#uJ+LJ>&)Oo2k3@$55c zT>wa07XXq*JwVcY1c;u%CR7oi3`vUyh?Eu$(R0!0scO8=Hi?Zu#CN3nVA`bJRbDY2 zLcr#(4AR!G0X1L}Wax@@gQ1&JP}Sw`P;ZD!RN8+P>eUb@S=v&Sn4~boPNm2r#aSJ@ zkCGlK%IXbiWm-3O_wLCgv( zF(6H#+AT3uz|>yG6*!sJ-V~8FP*CU%4hxN;79@kj*h#Durk~#CVy2K=WCh1~OsK&FE8;2( zePacijpdc&2GL@&1KdrcRmOH{VjD)*+BDfr8>B{?K_H3N$zP!rkpJb8CZ6IfAnn~B zfk5x%h@jefkx|-X5zy^p5~8#0Jey9Z3z*3}lpPn?8Z`mgmaiCg43`YRq)rb=3=P5r zLjXx30Z6)T03^jIAnD2hkknN#tu}-UQ#`Pj-2&U8C;77b0sz=eTH;{$9$*)*Led~9 zkmXAc7l&%;;o=J7DtJeH77GiDrHShCsq#i`{lwzje0igKPPx(;B#=IeV6lvZW2soi zW7u2gG*4`{j#ZnrCc#cb(_pQ!l0S4{|NbL~lRsw@KZ74_34=jN%mgK6Hqbs9{5=r-9b62* z1b>~S;Kjs~;kUDg#`-6g7Q>(Th25_HkZf!|0>UqY5$m9H&&5W)Usrsxf3CJ(!%pyt zc&Mr^S z%$Fwdg75JAbQR4>t*)W@%1Zc^qGP?j7X3W7vhJ+cj-H1<)FYgeQ#EXMoV@TZ`;G(J zx7DaWpjv4)_f?PMZ1Y;9j8}-%x9P0&zE*u}Z?m;?GSCsIJUK9MXkg^P=%GXVPdZaG zvy-JGOU2Ss@rZL$QPe6YPX?S$_;+G*X}Q>@OIiTq_D#)9E$nMHD*NIF?1h1$^24w- z)I5r5TWdai-o&hPa;#A~R%@XW+t|xHIbJUNEiEwoy*pC`UVns!sxv$lzRQIZ{Ve`deXaC^f@S%gF zVeHH;O)teGCt`KlQUZ4z(X`3vvBYod5-xs|HWX*(X6C0$N9JZrg~`Q*LNRU+`T%68 zNT$EK!5EHHw5nnCOrWE9q$pX{2&`%(t%`G`wkl{jjJuYGL#J=|^N8GOe>N7AV<4%CJ3c-XDvKZ_ zvW~vDt&6jrifwy$wrW&zn$&&{>%4(Od);eK z70OY|&y6jzU0OK}0#wtJ1L?aqCeCuoHVMH^_N1?15J;PAD@V6$>nrAH8pagZj;17! z)A92ZOxRqj^Ugi6e=zJ;6Eg*@M;8hg#SAEc(NX_sZ^md+JCoS=ZB|?BwPtJYdQ+TT zsp{$qV|FRNCW~=8@$cFoMVs0bit?j4P9(%xWWoIO#Q5^ethy$Mc_Uy~;SMoTzl#%} zk}YV^&=#nS`Z?JV_4A3apHH;)okH}H&6{h{Y&kz&2rsPEvOH2#2-OrKHHA}FQ)$;G zAE}`$$4E^+RFjX?O$ zd$$@7V05UOMwjQ57(hnrd<-JVJ`;&h!*eJvX#WIP>N-;k7;GZ%x9c4cD`$i0)at*t zc_QjOosE15F%{)R*o#RpE4B1jw=dNOyMqk~b4n?z2g zLr<~3)M{)~3KCh=Fk!F6SL$0QLTR+$5T~4~H^ytNwd$s_gv6q6gu4NkR!>P#5!vS^ z&U03E1={8WE@&4N>x=bf>+Hx!V@Js^mDW-XryfFT4LL}lO8N(hX%l6veIs{<>tn4>nI1DD@XQW*ZEC$COU8l{$rm{44mV^#`PV0Dod>&5X4sS|ZXXa%=JwW`FUG#0DP)_8TZa;zO# zlDwoa9T-qS{UXwyq|xIM+0jXa9v#`G`Urk%3+4hqnHb4cG-n#KwfElA`_d(|MtDY_3(h5mgZu(KX1c5GdC06799l5ul{wqZ?$r z(@hkYKL#y=^iGJ8-ASS()8H6-OLecga&%*5JAOMUk|QF?Kyo9RCzNi;2?n;UMzuhB z+9Ebpf-xap(zX;VOD&B2743z99g?STiyTdX^ z%3Hx`hi}}dK{NOkdL&?kT;~)eFts~UjKDs~fLI!05^|C~O;s`M-=IsPI?9r8$^iwk zOhXA^u@kC(Z?ich;tY;qr)X_#urOFikqsDaUv7l=NDsBUMF@3w2c+=Z^g6nb)Yo37 zIO*&ViK2EiLM_uHNC1#U++bU6;s37rmIJlWE*2Gour}UrR4^xs5*EctBlbj}2?fLp zlOp1X_6nAti*=mYohY};+QW$w#ZIfWaMd0oRz@7zB5uujM1i`AiDzuHynfU=+SUi_p&4G&m5SnN$09Y*9LrT@p-ygyii@k_!`8{dhoNb)rtiom|~=bD&0mI z#7sio7}n;M3A%$!i!0;z#QKRYVQo5tEW@fBN}0h7rQ8Upy^6>@J4Rq1%&20*dMP0% z+51%!grgPcl4x=;({Re+0ZZ>n^$gWJO@kU_ng=zT?P}l>43A;|msTfZO16}ObZ%>_ zQK&Yz*AZ$I^>lTk%9T)vY5|>PaGZl+n<2iCNr6bOX$6){rG!FV=aQutH`s9n4x% z5F8OhXk&YvXxnch(s9SkAF2&Psd^d=e{niOOr%tbXjBX-<5HBeI4I3I$C2f0AAqAt zM_v22>zWjjoKlntG~pz#{*`iFT&%Z+x9w9y4t{Da(S>-MRG4Mj1e`3U&Pl_x#~52d z_Wxq24%SmPjs|pG*kQUznnbZHGz)qnaY?NsNYo)IXwzOJ2SnU@;%j!dQaEaLQpW6I z1);TIIU+)Ps*}B~NEs8s#d@f4at99rf~VTeZnaTl(Kd*1(iocBqTZgbZ{W#C(cBeH zmGzA+eNMGjZAPeay5^vK`{Gmy^b<41nT7eWS$)JC?Y>%VG^#7J<;}Hi%du z4{C~Qdu33wwsH26$$o_|;B0&Y2cUPVD~|pi9xD!h(ZSop`K7bxj?@CO@K;C}{ce*c zDEpIyTJL=RY*-c01wTT%@F&Sj7#tjUj>;D4ls8!(FA1e2$`YcMy4X8907j+yJ`(CyP8cMr5dr~}pg{cBi#}efl&^>8GFYr!4 zp^b352}lxEzEjc$jzUFJB2&7^TH$6=n>eH?RI&fCg^0yz`eHq44#ra2gI(BMKj9=c zV^N9NCaYqiVQ;6lzC#;e`PH@3M1DpugsJN76wX+)zfgVPHXeKyR2}VxJ3*FPwekrS!V?YLNu>5?aV4N}V9GqW4cYfg)x}tZ zsLT0A9#L2Kfpf+(BqfuC7voWxl={15}wB2%R}>$!>2r=hfDZImp6ouFx$s zxZr5jHn*$&_04`TB8c56U@czZs6XZ1q{)sBSLS74JDCp*kfdfN>$|B_rYWyAC{GtXZ)!&0S2m#$4 zur$EJrcI)j+A|aa=*_s-sJhvr%v=+98WpM=b(BOD`i?d>t_qZQjY2T)=fcV* z(1Euf^e=C9x5D^#^F(*)L~XOXFwb;HTAu}!m>VdY*==3im>?|1mhv+*?G|S!#%r6n z_sBw`FYHy&Fd`CPk*Afn|dMJ%+YtUX`Ll3^)s1_@s)!6W?TNc}nqA$rB^z9jS z&I{WuOmcyejq(=!S(shOv)+UvouHqnw#v0&018y(>&L4N8kVt=sg@JQ(S&?SIQJzG zNK=!ju5|(`Vh3n>6UizBQ!s;)rg&!D%m9I% z^nk{xS_|v-!*%rQ*~9s{g{6VfE)*_N4!)pT-NFu%ZvQs34wShz?X1a7NqN8jibWCk;s!?GaYq5*937Ck2zK_a+ zAwDGpibDDN5>8dHcC^;Kq=EZY8}KTPmet@&4#Q^|#?&gY_EQrmYSg_rYqr8l%xpGk zLy~Uw4mojdi@F{OZucCzsDbGV5T|C{pwhTbK%~!>F=4D?&4Ua<)DJ`L<7J$Ss*t4l zV7-k+IB`wY8XatkMRkqx`qHu5Dh)U^CRGAYDO>?CqZ`4389gpyxhSlWV#8^~IH=52 zz})uEQtL#xJX1x1Xduqq@{#;S^zT$uW2DXn21=@{CU!6awHkQPB~n6~PszpjC2@|; zMe?Vb8=7i%xfm7Z8(6cd1((_~z)`>mQmxf-Ndp&ONMRyP22C7j#Hg`Ur7;6jbtH_g z2NV>Q&~_x|YpfKbA{vOh71AC1gd_teT*%R~3_(ZhX;lsEeg{&rgCzq9`f)3dv$T$N zNdFS%2&^E-aqBv+7Ebgp;Q`Oc(d46r|K3`&La71#ad4u(U5>-{RE|H+d6P%l<;SW! zRE|H+Tz;utzENpXIsQ14M;6-U)tx$(fUZP-8!fikQpcn)F~wS%q|@vhT-+~JD~`TQLq*Cfv?Ht6?ido| z{UT~N;%#5Ss;l>j=yE$0-X_4aFD7PZor&sd8T--wXU^9zEF(VKu1?Cku+f^_Y*UYj zgp(9}Ykpt8jU2S25iBM# zCZYq=A`6#-OL$TaJv2szSA6OUC$*Si$F>^Ptr1y4fR{12oXKtF;!k8LAJ|OO>ViHXRdHH3Whn zNM7^?9CE#4tMEAtBDLfN60wit@&ndr9n_NeK@YbMv$!z{!Kx=TH-@NG%xwLVq~ma8 z1uF!QkF8%)J`q%3d+EZ9mS!%zXj;?bijTX>*Ob_X!i(RF7`2#V*Lv*0{V6FaGuM zTSPJT@o;3kN{P@gFVG*H%~g#?Z2EV8yNQQCA&QVN4a{$YF-f$CMYqBv#2ndL#|o~Y z_W8IxNr0<0+rlayNJP)x3JUdNlqPsoG#*d^uAP|7;RVqA_C{y&C_wP&Ds}m)6ooN~ ziyoZ$Kw1)BX(H=~MCc`Dx-8fBgk-dW(xlVtM}rm9%w}Q%6p|v~RoK#4(_V3fC~QV1 zCK`vd7FyP*fhMGiHf);V{YTyVCx|hOip|=_%x17})U6FP5J^ijh6oo1OXbxnmdfiY zR)ZRoMqGF3E2yAVbf%IrUix4rMzf%6M8C(&D&JIvO)Y1u6GhmdCsv6lxC)9GXY1va z!&vE3hCP_Lo$aQx+H}Hvc6Pl)WTF+#7H{ue1W!uB18{^ z3_vV+k`IGm6G$6EslQG$&=g1USZ-P`>VOWDyja`e+84K~br3|8Ok#f0%!KKDjGBQu z3rl0mLGM?=gZV38Utce8HG=^oOw7nbt)77vX%huGO**Z*zyHkHnfc`-XF2;;s>k=W zS|^V7pSe6g6Duf(1p@!~?$y=- z5(kM5gQz92PcgHA$LDKV%D0$CmyVU&0W0N>uKPKnxlxg;OZbCI%JAlUom9(DPMzw5zA2A^$^}ARI8q$QCKmbHc_J zdfO}#6H$2}2yP5lgv}Q17*VfOE`_oSaRVzQ2=?y7kEoQq;LK5a8UIJ6SgGkjT%}#3 zVyM@yqq(Ooyj`aA)C$Stpu;Nks}1=|Q(fia51u6$yDHwPsH^?D`~L%(R7j!PangGl|j615;OKHkVdbamFW!(x|G6nL#xi!D)1EA`FhgVFt2j z6C44WRHEih#KM}|PYxO|lpZYJc3LwlSY#v_BaxV|TG&`$4pT=Va~NyUv4U7T1ip!6 z(B?a2VDYZ*NeyBllvJo!)RcK)Z6&-)5211DD=>4q*+3=6nqz8^(ajMk0YrsruA5#e zl++W`5){Q0@>@+&eyiD*UtEgG&mY5S3p%74y9^I6KTv^1%$L}FiqfDVglPw8*ENV< z;RKto?U^y;S~y;9s5~t(Mn80$g*2p;5*@nB^w&1~+sTcPMz=ZjztfM*V2nPp?{2u# zS7)*AzVB{Ledl1k5eztVP;qHuN-uxuz#v`jLw;*}tDk0KtzQj`pu|!TiM4i8Ei6X} zOAxqdK?PAIoK$ge&}V-*Ujv$`M?t9LqkQ!)Ze7lsvcG&+`!(la0<&Ol_cuw9R2IeOXQ3U)8T@iTJiHpbPaih5P^=sHFs zh@2)7M70hH5=|3X4?}T~knY4+$7;fkMuTH{$2m0Qj2_gqaWPomM9Gwa{;lR&)X@D+ zWRV7fKf#av{Todxqkr|+{ryaY7Dl1k`b{dIpo7Jew9f9W4( zW@r(m6fX=XnXnKi%PU=lhw+Hsu0opdx(fBxMR&0p@w$pHM2@(tP|qMy@$pK1L!Pvc zuh-WMXtQSE)d$zw-4vmL2azJLfU6|z($Ib`U36-vCBb5N5Q_uV1la-T`(d$?!TP~j zykK|FwVd!%+}r=l$6e((^#1`AmP!lb=P%*;PLrk5J~RjA+~@J^)HPb<>?`5frnnGX zDbP-@YBY^mfpyE36b{nveb`}h2_^!KYCll#V=)71COxp(XR?VjuC?>8#-&h5Fb z{(j5PXa2nBdYZoW!`&NuuCKqp?6=PI_uN2#&p&>5@17g#?@#}C&!u~Aq`qhFknd^j zxv?()_{W@Y@41QoKJo3|>5%5;KXKm|*x>wouXE2mH`O%H+3Oq*zd!M>yDtd!zVOdI zSMIr)mVd*UUBx{&*YuaX(0y|xXQKBDVO_?q*K@Z}*T9#ZbF$ht=X3SU?f2Y5^S=7` znG5#ZQh#6GlY2qvlaXsOp9$+#d6qjA$~^69yM7;*Kjo9oKq&M3|Lwg^NR#_y_R3Js z?LN`-y3mGmugqlj{2wCTI;yJgc^^N0FGz`qqBMx4bcn>|(v3=oEvblrpok(J(j6io zE!`-nC>B8k^c53?dhJui_5yz757LoC;y?eH z1ac|xVFL;$`F@)YlS0-vPcaifRD|dk*X<;2(KJRzuv$IGh3FIT`3p zz~7~ab;EeVQtTv*$9N-KAm780cpc!J-i`eNJ99ZU2XiyO68xam8XY1Sd@kn_X^`Wv zBDx6v0q)oY#7aFwa6$j9_=W4hcoBkU08S0UOamRXQjq76ugx!90elL0@Xesfi81su z#PYL7B%vQ>ypWY(U$DmAU~cIRYB{Vgx%&u7*HMVc3vp#NiO-PBXb>g?_`$u%IpDML z2Vw;HLrY07@PAQ5+y{JtLgFN7#eRftrss-~2=KYvioAxkY5D;%1Iz(+1_5&wrP0X$ zaYO8!&;pq2?vDtA{|6(?gG2Ja9y=J$V1mvP!RRr1t}XKliYzO!sI!h!&tPQb*6<~5|p+iukog0abFn8c1@&|Y(?nm>X z2i$FmN>~>LNz6sy$?ihCz-P-Oeg(L-X5-#4UharKgK=+1Y##QdOe+RSYsf(gK#j)D zC~Fw!{>TV|Sc0p`0S>AEUqh5}3lRiuzdS!bBH&NfgUT2P+1`b9tco+CLjpOUUE~vpY zfkUVg6$P6ADxsg#jkfV}1 z8Vx>n)<_A=H9mlgK<>FOC>GS~a~{D4-PUixmV?hee%uqdl|3VAA7L+M2;{3_MScOT zR!$Rspy%K?^#C~hJ&8L4X6XvN9_-WK$O{nHP=dh+wzw)f4cht)6K_C6(GWxp*4;C0 z;xxo%bD;hZ%kB_r0KMdLhg<+mg&Twk*t#u*0AQ}!Olm`{2Oo%d&`=K}UV$yDhjxO` zmSW5R_=i?ueV~8B6XrY6gl$Vi!rroW3#ke?JWPfo_%IyNH-O{QNX!5?fiKt^h_zpj zXok5a7cpP(kGMh*kh|1&A`t3$8AX`Tdmc>E0Wd`bsLx=p>qJCA!%v4Xd%z60Bx%jx zTM^z+$E)J_Yv9wZNJs*XBp3eYe;km7UTO^V|64_-f{*%p>MlKgnp6hN@xSDE;4dUj z$pHV4vBW7DXWL^0>^Xa6&~jMIUapt|jPLJf%!8gXv5cRzords0j^FoV=HP!|oG1fs z#+lez$Sa`|ISy;Yv=rljo)0V`lc0_oFA*!ywknH?2hP9e7%QMg{QblZ$nhp0<_X#! z>?P=ZZ#^471NbdrSQPAmN3LP}VEphE>L#sQJGvJ7*~yjS1byT?F%<9v?xJ&G`+voj z0M6b3ViWKjIL^!jeYE26Nbs*TU?>59K1Z|z#Yv_=jF3$DkIg=7=>g zSLzzVf?AK%64Fp#Ay>v9$X6yFGXYHwoFZc&){DDHGidALf*C=q10LvAsLReJ$a28{ znSttozpEt{3ppOG#ty>V$S;Tt_`g-cI3aEzj+=si@nz--;HEV}j)4A4_fW#nKOe&I zaF|=U6{~=`F?}Q_#JaZ**9W_(3;zIlo&Sh@0RP|*#Cy<0ESUKT;C3>znt_*!r z@ErXBweWpPrGP$j3Di8~rIbiog1!10&IA704-sq7{8SuP47HB_gcra*UoS>XLZ66< zV_SjSp}pi5i1qw6!oeZ;U+?|x$LaH4Lm|ZlbLAuP5SUx>2HOMn;e!lA;Kt*LsR6eT zWqcdtc=8o7O|KmiuYi7Q6vb`8|AaP?12wv4NWqx|SqLMpL#!JP$XZxC(^5z-)W}4H z3<95Lo(LECEUZE9LR~i9A&&t53tplI_!w_S)#2GuM-tUd*GPw22R<^l5ejr}kt3WS zU(*gE32d&71l{w)FR7PsE>cyd=rf6OK0%*hv`4UikbCA`@&WLF$4PzzO!;l7B#0ca`Lze5&pc@x@g}Hs^DZg|e13akrqFu_GMS%YEwFDRnxM~vYq%kBC|02^(z#0# zg0Ro5K`}AF4B|pEL32|MatDk*X(lW|D>XZ6J@ky0C>9SsQ6!=Zaqk}gzelNY|MeSk zg_4JSc|&n^=;0y>WCGTvX&d?q#(i$0igZm)kU2OvMq4oHds|i>xg2_XOrH7)eAe+I zS7EM06+z#dtd}8&f#+LC)D?W}`>}q|Cs7#T2L9hn8S81z;uHe8FSEhvXG#V93^;qB z5~G+d;DmBv=O9+%dZYmKG`@vbLme9gNglvovWb`i{-U>#2f)qMo3Q{jm5D|LVBG#L z)(e^>n4gmV!Zw0F z2OlBwQ1{8L$SSb!wBZk+$GV&eZpcMjnvexsaxE$i>vzjK0)=tuCFCjCiza>{7ogAC zu2?wKC~^$z1P+P%DBUyLxe0N=k?dhefhJ2G7*>!kl~3LP{I{`4Drjh$gKYu)Lw4jV zsMkykIta0L*)o2B4l)_&JdE#2!EuDp;v$AITiZh`}Fq2&J`V4( zcE~ZlmZZ;(QxEVhz~^KWH41$G)*;vFx&Gu{$Z_pWG!%U7cB2PqdneWb9OAFyt`MuV z1(AilWh$DP^*?`9D+a5DxN(J)H}ucU7lg5w5=x2}n8qqxPap%N>pid5W zFjoV<+!FE}^p(LYEC;R~$J&YA&`TqC5C`btLN@vpF#V#CVaRcaOD>jC`uf5=YAYd?!>0}U71DE(~BGYA!gd`}Xn6>xBpA@4yg zro(ai`SYn`%&(v=`#Smn=I-{ydx2-02k{uRTF!-ygHOsIL>u^zi=gz`W7{m!0zJ?A zfh9uEL>B^;Ozg0?1!~)g<=*k z9wvmuz_@t<*$F*E-NLVd&h2LrC5ZbUF&NbNClch5WXE^ zl}RHvAYbEBq!{8FM`2;0Rb&nsq{cSp+=N)0p~a6#4fO} z7a|$J-_!()gdT|EKQNP7xKQdFCPuP*ZbnJQ?z>X5vP`r(}Teg1!=~!*9ag-Z@L113ruL40!&JN?jy7 zAotfT*izuX_aBo!!?3TQ8-c?ne!>v++#t`W1D!>6uL#hPtf`0QPLWETf~>( z0eej~H9LNyHR-_3}Ps25PbAJbHxA zeKSUXdl1`2(BDxQT&3uH=QVX`8Pv$D1pNpceCLrv&{q~eDf+pY@?k^);!afJ`7pPB z2c`~lL+sFRz}fE-)ed|XS4nf!SCKpl*xf?xT{04uS zWc)AGQA!>!hCQ>+olt_fI=V<79V-cq2YmNHtOTxE(a)&;utr$Aqz}xM)h3nz{xW`? zo?E>Ke+7N@sSa_4y(sZMkqbB+2EHJg6c?rz*+ka;fH?sWy;6_tyXQo4+GArc~S%LjU4cKn5*rM zZvdYnCnN4fJ`o4Os?!erpr&z(>>-wS>Aj z9Uv|O=F%#{6MV$duyp$DB#d!Ez4p4{LlCz;9NP)whw6}%z>|F$R|9>D&fqBMpE--_ zKwQ^1)OO(cy&NwEpW0d`oHJ1k3rZTe@f<|_q1HR@Ff?JD^D$Kp8tPv_8h``qJ$m?m z`XhEOq&MWXwjE`{zHK3et_01?mol25UZNVP81S@J!RY6!p>ou7h|3y7)`7M!ozN&c zmOc3ta(Q^AtMtYiFzxH3`L6^NBoiu(R<9I-n><oYMm5MW=m!fSoPO6(=S)aJEJ-%$3bme0Lf%6^1m4E!Sj}swM}Ysg zm@0+2ijkxe^yK({EE?)^)PXty+f3g50HL z(FU07nL)UNZknw~AmnA`Nw`4&hzl}Nm@9J#zX5aGL$I%4r%$3OkfU2LHVvH9-XV_A z&zVAG4)lzAGSv^cFDhd6v)|-R=p^LgBZZ#^{04s12mI}#hzj6l62~k7Zd$LY*Px+_ z0ZPBK*x80RKz*BM7&y#TG$h0zcb$6b4Lz5l{(+CuO8gk)QaO&%-vjUQBYL5}!>@?| z$cs8i-UWN925AMDBGYIQPbcZP0-~rmyc21;#Ds6&P<>;JeqR&T zMp;2Dej8E1)d7IxFzIUQpSY)BUC*R zy9EA8GSp+J#ot1lK3C)+_(RCCYZJO0`oaAaz7*DVjuKAqnT5#=`rVdz8N&v2poFLk zfWIh1&Ol!84-poSudWkn4(r!x7W)9)((Un!z@b%^Spb+?A8>#0DL+fd!Tpi+5ZVU4 zvDKP73^n}~gwxNibzU;u0f#e^_y+iQUZdKuCs=u-_W*zQ04@&s=4p_2psh$NA`0tq zwh2jqwPsd|H3Mc`F7XI@V`V7T1(*r7*fOX~U<3mLAH}P9JIrm8VAKLnQC;#6_z2+S zU$6zo5Od(reG`*}xj|JZKj`WBfui3#%bjF?15EZXV+w5P3}O)KGBQum=QQOu(gQSn zWr2!-K9;MnI>;ps!PkIYaGFq{*Ptlr40GS{;7|Xj8?u;+r$H}Oms8>p_d^AC3vg1d zQokTarSByD9^|<+wh4R=8slZ4VVx#E1G#s9B}>4b;6jZ+2bVqAD8x7U92W4I4@N8_wr1sSMC?u7l(Q{nwW;_rYBC zcoeRch~0K{6XddSE2;ptQ$MmB_LjZUNG$L)cSHhU+;yHXhFo-WkXtZ!V;@F;YaLxj zgaiL8&R7K0=*S*w0=TJkq8u=Hvod-C&K292BSO&6gGJb5n0x#_@e;HZouTM6q|$lf zCggr23cU}S?-nH7z+dbI#sofl#Yrcq-MbNF2sk*0V-M(9`s8uosd1S>zhCAZLT^C- z?0knNK`b{#L=QOMP{7t&Uja-$m@BJJ z(eJO<35)U|P14ZjkT94Z;?<4Y(4bkfV+hk_`T)6NDm+ zQ|+i5%`*jWfqSl|32GL4b=?fE4Vo05Lwuo6yuTvzFdn;^p$t9qe?Q$(1g&1Z#p(Cp zxeKH;U>YoAI6*FqO&HBN>=ro$xx977>F*ON?8wW2&ofP(g1YNl6X#&uD4ooN++RkJ z^gE*`&(Mhf#X{`dkVMeI%oX1a{$-EwKDef|31e0;9;QXwz;#E&3VR3R=}fc~dc(s7 zH3SV^PBJV&Tc$j<2e|R2k{^Ndva6^r_`6o2?*Y?yJE;zR{y>hZ0)KsP27Rw8xSXQT z*fJi780h?Qia85^X2cN&E@K~5zm4?#aiu=3cY~WcUiy^=#ART!J z*Zo7>INgUQ9MNt6%LTFZLh19#_9N(X$jkdS&JT7@Ag%&-p#-S{9LE1p<21K&20!St zIuK6*|7vU04En)YpU{N540tlQp)TUF1YOe$)p#`ESAL^BK)3HWk^`EUxKi|Yxj()T z&!Bb!orD(PUx+}SL0r4j$T-x+q?DkaP4V1dI6z-fxs)ly`l^lEz+A_(=wDb10TwtD zbk3eb_e1V>0Z0en8wF7GIY+4yk%k_go+99zUR2JChy~6Yu2A%|rk}lNFWobC)HLX$ ze1nt%Zug@IXBby0B!mD*n}Y%G6H&os_;2VX)AtDdotWui)B^HydW5}zyi!&0TM)Oi zf%y?MVc%yM0S*s~q|Y-#A^3f`-gWLm#vpf-9TffkPFa%i6mX;l@iC}rrzb^!^RO%# zy$j>JUXi?z%lb!X53Io*Sq%D{90@^E2l((UU@Yjd1A4?m&}4Zsxfy!ky&a|s_`#j% z7}RdJEHX-SUW?oWO`N}B^fS+-vkdwjv_vLFf7kT=1d$E3xYk0^J}Ylv;;`<5Oep&K zyj%=!0y-BTWv&8EUp07cl5|e@uVG z8?MCx%kUb|>a-s!2RNIia4z7MU4X2Hwf4jh`2@O|)l$%h$lqKl2YTbr5Ki|-p#eSz zePwzZSqeDw9whyI^+`Jt1)MD$iBEuYPYrK`wbNWnNI(xuZb75~=UoNGgu2LoK)HaM zMG;y8T6sN2_xw+D#O?ro5XMhkLxbq?y(Im8$g~ZW4t@A%1Ns!|=&enNKrHQSA_nqW zl1gCXv-<0v=O!bORquc1nh z81z~ex50M-x3YdFy+>)7Va`yy@K+dp{R$gpm;h()6_h^MOMheZ_p!l_Bz>)1b(om~ zJhd{Zw{V_Oo<=I6UThVt2K04{>Fc(N&O3&L9;|b56qOcOq##B(0B7Ix`vOYGq@k5GzIsISQODGN>=mOY4eo zAy{j0zxdu8I zo1o56Q-{^a7Z^92U>JixcMk&vO%z|@UqJI^>xdV?jap5pfWPz`g1+C8TT0eK|4epZ z_kd4IH4z8?dNGt5=sY`)p8%iQ1Vjt^^S&H|1L8`kAuC|KYaa84xe+$hA&B*J5>?|^ z_uoF#@tZV(xvS0~U+H|$FgSsO_#=!5>aw?t@eArDbDS^$A2nX=3B)@7l_3DRuU^i~ z1%ItbEEQ@OHBKo4pILq6EX3XTka`7}DqrzK;D4$M5 z?a9nkI&LaP@9oJq8T5ML{E3{0xDMmUZLl}@GU(sbFCD;mLG!&6=q0$;Z;!|6dUfjK z>EKg6N!US;@y9XgXZY+6Cepc@xf@0e#rk%vP}1OA~p(hrvT#2mHUCNEv9tPDVLFH;XOAN?23;-;q+<=O20- zdU#hf)&h3i4N4Pg@rgtXfzR+6{2Rnw;YU@%x)A(?1wdYhJ+M!JlOBsd1Apx>{K@}p zWYLPG?=SQgkrTkjSQl*t&9|mt4zPa1z0pFzcb_8Z?-DtW;`IBtPmdUK&@+5>TE&*a=CD0~Zn*!eN&Z@E`*CIx}#m<;X$b4&MNc3_872pjke z<766e(9~mQgN9nikhh?%qbkk<%wk()1I)egmh^)@l--2Vn!Als+OR*b8N?kx^AqKa zCEzdKhbsb~0yA_y#B#lYhy(sd1vC-nx*4EwzC!Gj8T6T7+=rl_Zy4Xio`HYrW8^Wc z7t>`}F4W@KH^c|D_5DW~L47}KlO*Igx(9y@<6Y5s0PJ<;b;JVnzw98f4ti4i4HW|U z8ve#7p}yTJNFluzatONCq8$_gI0~K^eZL=EK+^A(rWzUW3>Fn!ifjeWhxSv$(4T+1 zk!-*>$sy_cTum2@AG8hBCWL{f4n`V5t%b!=RXEQy1rwu?@69q&A95kfi7ntSb{RPW zu`EUq6{ykkK5Q54$%kgqKcHa%FRlxAkqAz|V_H!`(Pun)6Qmw6jkXi=5KHF@vxx4) zX<`*{gCUAOhJ!18DsRjs^jj|En3f3 z#{c_&IE@5-p1Bf_W<&qDbrFX_&$V2rJz#F;$IT(%5^0?N?QQl>^bp|Nd0;cZCnE}D z0Onp4eFF8`{T-u!+rIA;N#FmztVbV$|L!uTKIo%3fM>#Z&0*Xf?33n1Dd;fdgVFD) zV`9nGP+#T*;sm;-a}hY`FZmt254ogVB8|ac=mpgQxhxuB`oKAKI}!|awEV@S&u{FD z6#Y$ z{!+^TQ?Qh|036so#1G&=P9UAYVe0LE8pBL=XJu1+C*VE-vaOu)XPimeBoLxxEP z)O56j;)l3$UyxJ4pRJ4EhHGx8FG2q{M9q)d2e}w1BYsf#T~p)+zasQhqt|s1ANm+L?C!?~phn5g#3JM?TZ_`~BevcoA3-kf*5d|% zU-S{DzrW2ECYyo7>liW-;%dku8c>(

zUC|DfnfoqM?E2Ii^W6L1iTA;N2YZ z_XIHjoJVdT%7FRe2(}1&X=Wz!i`FCsB>>;N31z{!OEUHmu1)FsIQ_o}R>Y(9?^gU* zkXIq!H`j?G$ZJTCIu0D>Vo3Ns2&%xuvtYcYm=c6K%F8k7?*p}tqE5iU!4|QFUOMTI z6@vb;VkEu)Ol&|`fX-D42>tu7_+3;G;2Z2^?uNCa+J-y=e7o0JBlJvMIN<=fT(oCc zLR}ca_)fqtJA~1{={P7!HPUPRG#!o=8I#C(3vs27lkT9;1Rp{F-py1W8v*>} z6eJXCYFWdf{NG*f|NA?(qiy11j8S=?hwP6M#SB&Be}=1DW{rhn|5|zRRwrCoo+$ZF z?6K+Ys$cs=*PPdHq;3pW6}~l_rMAB-Q3u}VVN2BbmkQ&kN!?UZNnGqZY^~& z@oD48TDiK+X@VRp>5p4(MwQ&Y!Do8&Lz;|aPF_N`#pxFBk1tf%JB;*P|MZ;rZgaP8 z_Wevw>?nu)#zXGhc(qpev!c!duvC~btc1&d8dNpWD9){3f4`BCRu-tJ;K^y)fkT* zIz49~U}RTa(P^y_xNZ9LmfZKB7!4*n3OEfVKcgMTRHc{MhFvw0ZM`k^)7>zlfq&HU zv6YA^E1Sn`yF|>v(>Fc@e{{_>t*JKIwtD=>H3nB?57#Z!jBLo@trMTmVOE^Kxx13G zu8bS)dUv~jwT7+ZQ@)um?7yikSE_i<7qnfJB3bgBwsyzHlkwfFY_Icfx~#&v)%Z@F zl%Yn9zuFp^&&A(Dd+ef9oK%*7tSvZ||5-gP$ntXcc@?&GiCG)a#MI7b?3Gq$}9&R4gSV?*}VGOz<0^6ulI0zd&I)Y$NTr@_lZi{4%Qv+5a`_SE40r4h}Y#} z^SwPma^Zae`ZhaXz2Y&^Hfb&|R;(XmJ*qgeV(M#grG-t(SDQx{#I&vcG>zZv>^JW` zv+wyKv#h_H-=T}!NAKE4mF8?+`5-V%mB|0jP|Pwn$cmS7T=?YjKq9U|ef34F!4uNv z8gEmsUeIv+^WLS9UEX7eMhm^DbNj<{G4+D0O-twNj+fjI*P60F8!fpNU}-tQ!Y8x}BUn?G>g?HFg2DDRLb|?76wZ)2Fr#tFt!s-+EqjKbXO}!`{rdLZ3BrzSnEA zD!cY??<%fz`4po=N#-%`(Fylg$(QQ8FGR4nq#V_YF!6Wp*^v9@E16;5bMAJlsYcq% zp_#@nH+Hs~lI=k;*7*n3{1-mt?{wa3H&m^ue^~Qbu2+_5Y}OrN3;xpIg$7rR5+_CO zbLmXy8uORy)cb8-XRY9IajtKRsp+Gd;|F}M$3*PHoET))2ewz~$%OhZ&$cVtETyWj zoot>H&Zn(64rG5DA6HE|Z)WnfTG#RNAUW4}yxqgqEyuDa`EV?U?W1(ZSuckj{hO@b zB>P29q;>dS!**pntUbjNs*%i7-(rGaURg8h?H+1ZeQeM2ysbUR)Pa`<&&q3!wYzpF zJ6Q9#S88kDbv3H7Mw9uOVxJpV1g+rjJ3#z2`xMK0rX;1_aN`cEm3t&gZSKYoidD-B za{t?`;lOZuVkR56HSW^=a=$k=zE*rfO}5dU-ExZeU$1WFsObAV_nLhpXZDL?@vpeK zslTF|O?_D0>F7YH>e5f6sBtVLOi`p^+<2&l>{E8Irr^ zR@q%>Wo^j$yI%17zyou|fkf878e`qAadvpcWD&ROv>y9kWm>FQTI%AR+Frc_wO1`o zD_=iLnEz4R@Jq8J?5ezV*D;<<^~fNZ3x@}DA8(bgI@x6UbZP#ZFU{o!7BSBY**nun zM=r}!%=v4*#d&LClgF9YG6V;13!gau{$29{9xL6nmfC8K3wBB=+pFDHRj^BXL)cDV z2%%chb7NlH_S@z}?-1_3aoR6*IqOKlHD9YkJ>%aNj6c2qw^KEse?ZFiWu;o0A?J+t zlTYc7?g``?nU~jJxa4gmgw?2R@P2ibb*+bYLrTXng^m9nuI#(eWGqo5bh?~;R&C;g z<6o}pn98Qjc4!?EVsu-3aO#HO77iKXT9oB+d7EP*OY)?>tq1c;E;IMkN0>0B-4wOo zSvtlZYP@!8amD5RHf-@%HkJ-2B%>1~jjxNg7Clg__OndRPdw&-*T!g-HMxJ1+rmCR zJ8zV?p;h@wREw$k*S+jFy{B0ZXQK2DPm6Bn)K<3$C{yb^m_~3KjMyr0)jYBF>fC%V zy=VGY>&3@QKe64+1y1`&j;fZAFG;M-%1k2JS2|9g<(4kkzp&DCJkaH&?bb}MFSj{1 zh+W(1b1pcq(&A)ONJLCM=a5Ia)Q1hnewgM~a*a&CeAW>);IQ|CS`vG%nQw9B$|0H0 z{LkJAw+$KZD%XBLXz1A|Q=s^np;Bd0kvuxFmp@|9^V7FhL`~f=4~|CC*T!Vpo?3t5 zhmlgc#hnvp^*&~|=P1?;?UKz}V&4?+Ub0W;sM+)(H{GKO%grs4MkE$Cr6e}Vot5-W zt2K6NTUwi8cJ9bw`=P4rAht>5*}3bZ7Q+R%5BZio5|Or9ncRM@x+FB<&i#y7+10<< z#c_GPx^GpYKKOAzX+8eJM!()S_or4}_f2C>N?hoYF-P4JZIuRR=Br=(T`t>Ru_2Q; zC+b>1PAz$3KwJqkH7YLbysLJ;@uFhq=1;7UF}7gp2iCBtL_n`W_3roI%B(W$E_}w1 zZui?#-N23bh??y>9%EN_N4iw{kA3T|&BG?v$yfA8lS5tZ4EwvOg zOFg<cOn%R>0z!-anT)602JY09}eBg_%Bdm4t&qM=LoE!!JXfkJK=WUU) zC6cA$tb1QdM_04<+FGTgxHpeosGpaFHN%DUWSz)s3=Sus&{(Ymh z9_O26{H&S>i&j~2W~}1m-#~cVzq@_wRL=$DpZyn!*tZ9|GM9b$9jVQ4bH2|feRZ(@ z*Ef;45#uzM-JAZ|+!DR5VXXtZeS!?%nGH70UE?|uC{`QqjXGMXSSuwapD1|$@Nk35 z?&XG|miF8w{!^dj%L6!f2vo1rIBt?#Y1694?c=0-A~Rf5Ki)R1K=ERf-=~Om&JR|e z*xAn7birhu(qk;0*JY1!wugtw{j(BfMMch>_1!9c{akH!ZCTB{2^$wSaevqQEgRs+ z?(Vg`bdjmd*p_%wz~<*(W524VQ*(I}_uB;S2?mP0+wbcc`We)I<9_2Gslj^JZ#L7Z zn&oG#ck(Xh|5dtB|zO$^l-0_&L2;9!b;{O89JGe7oOQ-#WR!Yd!aqwC>tT}V&0u;t0+N>MleoMey2zgVUyveK}5eL|e^{yLM^gljET`GHwktL_oL z8^+Cx66Q4`q;^U0-{|aBhMpNO`sD7IoGEqK?()a4jqwzb-zAKh#U#w6 z^>>DOS-DPfebw7#|0(HlMby1Dr=RU|Qwe(?Y5O|y&9q$YpId4DX6rWJnK5!ISIW&j zFm^k+Li3RK`%fmq=kD1C@kM0Zx|{S~?)G!5(E6Dzd-o0V-9I1L5Ytd&UsFzAyxgz& zYTV$dzekomn=`3SYyGsG9#`M|kVLDim0Ys1uw_SzS@z1exw~cwW1W+?4}6pqtPDFd zJofpKp#8~4=~a0f1NMa^6lneB*k(R{>?P|@YHHTCuK&ApQL(j?Pqz5@Xn$5gm&LWT zfc+P3@0Fb>Z!t)yAHcYx&)wf|EPCqsA%n3HDW%1cj@gF{_MskiO`Wyu*K-puRuBA| zWDS;`9X(R`)$yjI>!0f?Uu~auZ%-dSB}qII?e|&3Th7XFG4B>@<2s|&rNSvbtZucZ z!s>EawCUTfB?ojCi_KZSebH{uxH!J^Sl_emjcGKqEn-@}&@)Kpcd4(L6dtypXukV< z?v#$YAC)wc^R_WRbcVI_5+gCaA}zuFw$W9-o=B%8BLlV}`W6Fv2Nm+_L)?4y=)2f8l4 z+TkMAp2wMR$kDdE!rk?%pk5Ui&N5}SUEj$I%qL&~2IOCws z(y!{MjN4UFE!Lb`Pm-L2ngax8A%v2S3RrS{q3OOLtIl*UXg?(Hr)Xi{3j;2xb#@4Cl# zf6Y|l7uy|;j;YeQ!X>7)AN-I1-}xb=GVpfcF%Kyvf8ReNW1N;!mCUO%l6U%LM>{{f zdjG`u@mc;RspHP_itGEV{;*xGSRIEgqPP1-9@V(Coi*%W|L??#O!0eO6*eOkoF9FU z+MYdgh$VMeX}FBk+^83zXrY-Q`Rx3Vu8_YFhB8|e6qf>Sv*FQcR$@V+6Zi88K z58_c1F<3o4Z?PhD{|DP=y*q4F&a81lgBwG`ojQ#7Wp)?Z+58hfbAQQ}7tt@RI}#L) zq%5{tS3LOiT_jVq5&iKHvbLRKbve!o4MmImz@6*w$0#l`DfHZ zqki~;Z}Tq4$wfO(?vOz1@3~9wc)YV1NsQd&vG}dtDm~lFt?@=BSGLkAo^G+r#y-{O zu}?AaKOPMW$20}DSZqGUP5v=(-JI?G+k&sQ)1te@+HJ*Jt*go_?_M&kjdo|-ng*O|O<-&n2UZsD6%3Qt;Q z9CcS|OPTL%k2Jj^BE7%bPXBcCyq$SaNphea-!K}52boWu&ouc}+P$RBXqOmQ^%=#e z=|T(M`sE2fV??J76!LF>S-OXvn6C3}q|8^|ZpE{(mv>)T#MJJ3y=_Caz}kUN9A;^U zEW2_m_5Y9xx$c*DNh{CDvRx`VFRI!VHdU2VdVc4Z*_p%(q$!J@SuJTQa=A|=((eA5 zK>MMXc?mn?ZZy@$Mz$P$3~Y=x<~kQ z@%q@8-0SYqj!^$Eq?hV|JTNkDciS2VN3l5#|%gp=v z%Xn>!onnBBl3r2cn!7zo@9fN51CBXtd%=@?-f-!y96j^FF21Cik^Izh)!?46wV#Z) zcFl*{E*?z0ri(3F9{*z!-mjikXevPQ16%A0qXUp;;| zvM{o7R(;+gw*FHd>p@Of!NrHQ{R1VUssRqh&FHm9!g!=8P7udwB| zVXl`0Yd&4LebanfX`SflvzDHP3Ga8^+W5{=<`}v4QtL=Z_!hyFBW1BRTf2X=*7-IC z>}`K2(RF)=b(3?w)fg{JvdrlED7rMk=J@R$$DPMDJ#ztyYl&= z(YU)BQ>GttraVSBjT+zDX4C!C$iq}1qbu6^{k6Yict`!(C3dW)tiGq~G@n%rcO5VL zSNp=qwZfz5afaGy@nB@nLZY)VTK2v9@vz2}!txiHOCstl|7NKK3JbgB-}t~3PrHSh z+cv4`boX698+ar(S=sBR#g)Wo*pr0alt;jOZkg-^3)|DbwtigQzb&Qg=gzaN_2zCZ zSM~1l$}~ps#4mnEO)MPBvPbepiP-HcJAOSJ@UR|@uUPE$Dr3A^XqSHUc*-7W$v^1R zvo`bR$Xy*}u2n4Kiu|v+&uuc$6`t;~BXTx|X+7bq-bwapncc{;IooP;wvNT8x81gK zOD)5~^FX;>`6-pM@ojU(W!2$6XW!rc;4G}!HVuk@WkWt2(gKnIgmW%0|%2h8@Ir(Pj^#M2jP%rU3 z<4v)99L$_|UV2cLv^J#vx4mPYOxxFkNKSbx>#DS2n0ex9<@HNEul#7Re6laDJ~UsjoRw9ijOE-dfb zKG8=6l-xIKC=76@tb91K@=X61L~FBsz=bm$6TejVZssdEXnrKk>|LYKVV;kAW-g%) z`#N^}n|x>(+o<(#RhMp5wb$+?L&iHw+6N9?O0?CO2vrFwt}*R9)nn@R@R*Q8)pT!! zMUn0I>TC^8_Nwj&-u2$7(nglSaijSM-Rg-~j-PBT5{$C+t#kC7JUt+my}TEBdUJ#6 zT)V%_g=ZQ@pZ4C^bDh;~&r#el=%%6bqrKVYMDFnxleclku1zvr-OFCI@HqBe==Uep>hmU#D(jip z1--wT?<1G2Z0)t#QEc^ebknxU1Hm48J=aQYSH!vK2pshp-~OsC*znGzU0G4*trIIh z8_#+ON2n_ZnLSOnkgpJp{dR%xXN9BlKjW+<{kY!&6PM z^E;Chjrt4g6;0N^j+lSxA9|RS72Shtrr!*fL&f9tMqnd2@u6qmb*_ZoRd^YUnK ztv_$Ze_3C5ez32AZ`@+Ka8Xs@v1nK7Y8{gaO5OTU{%oVf!H+pat-p;~FUjhNt$AzH zHYCf4USF%KV$C)z64UU^H5}kv&FK|1Wp2Esec;Njd&5!hHJu-oc9ffZE_0ajFxD0* z1&B(qv2AHQ~JXVghKMW z$LY}o`(uB8OVpK#ffsHEK0CE{v5^)t1y8|VRnM*4^!%k=Y4cA?`dFZj(J|KTD0+g>Uqzig9y_~ywcYZkh8o-&gU+m6@I`_UPC~juIH5|1!?hYuF+GJ_$CoNL+)l<=`Dtl*5 z-2WZ>Pc79@R=%TX)lpa1-1U8YcUFRFa;+#2OS~Z~R`D~}h{@SZMx#KNg+=?0%C};^ zdoK2bY6|T8Y__y|d_ej|&AY>`%eIHLUbGxI@mSF~)<5ximAF33wh z!mOM!KjTBoT}3zF9Z_B$QEjmz;mg34BvD=?`yWqoz7Ja~CI93&@|O5IvU=%yLB2P( z!nGz6A?Kg0IeGrfM4o$umHpW#60*V<%cN9SY>^bQv#-umNc#}$o6GI)BNmjg!|cuJ zq2qU!hrjCK>nYkBE^L1yPIqD5!f}Us`~~YM&kXx-$_%&0z9LJG1>3<#D|L-s<1| zr%ohnNqxxuOy`3!cPXiMD>kH2x$4xjwor!6zT9Jkd~DIDaE{Gxqg(D+DK?cy@6~te z`x0hHc6RSF5s9A3uKMAm67)!E+ZsPxR!!byRCb}?bqim~)zbUSEWcInS5i|rxkBNr zl|^`RhLuv$WTir8_teFWTmb>Co^~-E-7BiNgKYBi-LIRej2V~48p;`-ZoCuJ_hrUs zhTABUb#dcSjlFB+?fs^j_ae5Q)vky4Yz%*xuO~|Pr*UV{pzAyS`{HrB0 za#e8U^=}_rGDJmn&3hX^d~!7G__ zUCp0G+x1h$PRtrTD;x25px!Q6EOT1J-VtdrU*dF5OgMdGV1mbB*W;_Eyd}KPQzUY4 zZ80g@$z#lC;@bH7r8rj#*Fv0`*t>p(zux!*TQ6=*A~bk}XBg z^{s3kr=4s!SLw4}E}=Di*NS9cDAH_n@*T>qWjd}m7uaTYBD3OjUXtLIJFy#n3|=J6 z!V;{_{NMAOhz<3{i6UEr<~JG{1+diO zQr$iTBU48FFaCPn-EaA@JNO_b!m{&8i2u1PF4gE^RpG%a{R?*n zqm~>`zn8SFSL>#oYLS3=?P9z7MvtFA;s)dFZ>7p9KD8QXdAPrGPQ-i8oVTMlXYyj*+<76$##?2=I?JfCD*5AjT|`Myp*4(;P)ef#rK8`qKi;JOdx3L8uIf&M z`PBLvSbRS7C-eQ7pt;CWorVW80ru(%ZT|wq!j@od+Xu^ngjk|+ z1+8kgdlGjmoVfeugxkYig8S`1(uqZQUe0 zHKU}B=O5U6XD#!$s$FfkLZR>D*03k6+1x{3FG~})yo^|z+`=1T6p@_k+*NS>Y}oty z|Bs=wY{Y{BqwtK$>CUO?9Hx1?V{$VSlhd`pbjNgecX#KEiHWgkW}0c6=6(Oe{ppr;3wj;-l2|{ zQ$N8EbLx9737qySZ6f|m8ug$Sx|nP9SbhFjY`FOy?~J3bTO~sbC%c7RlYG1E2uk5j zA*^(-q}j32sD}aH|0x3E^A@Z|<=WDhxbG`I9_I!!qY5bMGR#QPt8thsx`4AIkk_K5(%mbd`f+QGONy`20WnNJ7qZywPs)#9Oevp4Ad zVhRd#NT(MI{(O@4emv|4l}`gCq;q*>d7=dz2o}lthc86^52i|@Y{Wl(?Z{T6i9^73 z(-Kxq$qMSCeXJR{KK%s`MH;fGJrkRpPwo`54ZjD>hzi0N+9u2|y@3tx@CJhaRWg_{ zsHswFXp}g(&Dg_wIztcriFj3J9zT*b`A&_GZg|B}fdMcCQntOcb__!775Lp_tL1~$ zT{4$&*kxg;e7fB0b&*@!0jToyZC>!>;8=#Q_JuZY=wUvHUOVJv#K3bxRTq?MsBpwQ zDGc?w&UcYBTQGZDXa;o~RSlL5cTKQcdD`>JlypIuhzFz`$Uu?Ek$*`p=Mok^^cy>y z8=U4dUVo?Tbd}q%5&@ct6!r7p30CVGARrTG*n|Z)#xsi3-BIPO{}eY1sz;9mpG*lK z^TR#b-fBMjc!_ciYN%QkyRpBg+LEpvbcZ`D9h`Xv=AqMfs^sk0`-0{7DcW@%cUeXF zT(tdE&4uXIFS^vH-K6s|SpI*F4-qO2Ruu!8i0-?uWIt$SnP_kpyhV$?=f> z7IJ^YFD*cpcLnmV`Fj&!M<{@h(1)ft^aHyK8)K%1%#`=q9(*Lh%)>3K9#?#N{bX=J z%5o}ywFonlSLP}}EJCT)AKYcQNrqe^g30iwicYe(JP!CL>!0~#3!tr&LWbWyh z*9~&B<=33Y(S$YyC}MTvJrSa)Gd;gQVR#kayijl&pa~7F9lpkb?*7FIhi>1$*9rcf z*>9`bzg;M6s_+{29*!9;xwml4%4S5VbH3E7a0IK$BaG?c0qnmk`|j;Nnh(;c)wp(l zZ7d3}aO5p$ih-YJKb$1#K%US>vsJGt5Wzkd>9D`>+Q`#GYeoDr_w`by7+j`ZEH`?rnZkDU;N z(P`qpaGCx=JZq0?O~`=OMT!z(eb-#2{XtyTdejS+!mu8e*1Z`ClGG)sCorW4#M}P&IWTt5KOk_pJ)tc`5%JNgXD9lhFSLm*za4Ayw=R#!g3FCyr; zVo|HbdSI!)tUMAb0-AG{3t;D}K*Y;Q;yIDf#+1v$9%NElK#(0EPSMiVj)LG$9R$kO zj{+Go-@EL-ibpua~}_g&(lw|VZi4^$C9Fa!ZADJQq^<%ipxa_EL5KyqxZ$nXfF z-*D2nyC+o$Y*tmUN!xinQaf@cmU2aeppSl$4RZ`8sr)f?64f-1scdhrB{N?BUiKI` zi4h;c*0$^wo6nHEZeZObY`t8;d`T5w4LqrnALg2>%?^JKN7U&~OxsG{SD0gGDedC~ zX2ma`x+_Ui>Zqy&y?K`dgXM-HA34N$rjkfVt+Wl|sKY#k(#y*YU3B95D&~bT3$+p% z3FAaA_2OpT&ovZ zYV)A8qUL#`V+I0NE`^6MblzKzQHqN(Pys8qqg|+#3ewd{n{lb$Hn4^KAs6MZj@d9# z58C>fY%EbR#HT#04b`DDz(n%n47VBBWyIyXsx%kM6xOxQj5*6RimcaAdG`5x6NRK} z2IOg`6Jpf@%WEqg=H5ZzhCIo;q#nEURLT3^AFh8|g$=ELW#|Xj#N9~ot+$Z1P zV%|SMZ?Vt6g7o<%W<)dXRB2Z6I+l+O2{By(5nt9q-{YVd#<`@4)O*q^faMvu8V!>`p(3p=2fsN#C> zo|YKH!f*OPidQu1u+63r7bkW4&F)n?-Sl4+_=5EC^#i7|@~~&`M)oWKkm5jfa%uUf zn)9#QFYr(P0wGO2X?5ASU#&T6FS#MYzGlIFl6n)1Wc+X%*&0zO}*M?@^33u z6lf?TnBZ+3SK|4QWZ43XD7d}iiz4?M;&~M^H~)>=D*$P$&R;5?kLm$^VF~ZjUc%N( zBAhrG45j7vWiI;ndcjqNgAaDcz;dE89;4+{FF<2msFaPszQpgxe|_8)y%A|eb6uP& z6V8;+rWM)r9AU51OT<=_L@IyD{X9RrJp={?F_I5z-qU4u1T9Fp(xV(oxaljaQO~J_#mp1JyV?<{bS>4r7RcNG*{wtNw71P(36Ck~iWjP`uaCV?4gjsdsAP=dTY{-Bf8|@1bkCzdJNbDz)G@ThG@dv@kTj zPw9kV%?3*JM&10g`JmzW?on}>8UkpN_z!aWNVH6c?h#|nH^lqd*U1(mdZ6i|seFN7 z{;*>USa=-36-5&4RTnTcsq|HzK*GVA69i8>;jb53oXLB>zDcaP10HXD9?fv=LE5Az zf?rJk2ra3!yr&~?`9c_1A@eG<1SZzXZ{Kj4xuur$2F_g+gd(nuj#x6OwqYT&Q5yQe z42M-p!-XH#eTy`r;sBKW22%xpN}y^ycC|w4I&mdT;J__`B6~7_evg2U?V?$ zc-7gn_|ILq`R|0_2!JLxb;6!!+RvF^Zl^J;9edpJHu9Q$<@*wB_xjIMK1^Dr&B@SQ zq)0K`ll3UN60ef4)V4PL|9Vt~NgV)=L`D@Jf3)@^P6+oNjb>xKf;?_v$$dEDHtu-w z#^t-vHLAVf12-6%Jyn7%S&Hq40+dV2%rA1*JrOaJjhTjZ=!bd1wUa)V-E#&h>6|}t zn4Kb?#=U}UrIR|1}&qCfa^7p`Q==2 z4r8wIZVkSGjL~)gd{ky<-17y_ElJeV+nGbuU{NJSrKkl<6!Yr0wJ5FC`R@gGN@st_ z^Q5I0P0evQxlE@$qf0KNU!^Z^q;NTmrrGm#RO&viGvH|>ZyoA?plU5XS!x+tkmQu` z=BSql?3HsLWSI|6tcY25(iN^1reJUh7JGnE^|2v87xukB3`J>+6AGeq6T%-b{3iO4 zi*m|iZdgKS)!eIVAYTwq8EiW{q7{Q$B(;x6Ygvm^frR~cja$HSH3m2D=gmi488(sY z>ngC?*jrvmgyQGp@T{DLNHu(N9^)oMQT$s}*)D?hHWBwYXKLVbkFv^gPZ_IbSOovp zE-j<0ULh@aeAtlBA_h`w=99H9h5gEi_Zg8kwSXR139$DN$Oy$>nR(QvKf&9T5=lm! zvk=^)HZuST?n2ArgpRI0q&cX}y&WIS0$}+vRZ9(IHe8sA{GKdVWq|s_ca(5mpnIh@ zb0DhzGrV__vMsCVLJ4g+Sb*WRDTFE5*l2j>iH`2!F_v%R5TY3Hn>KXMH2&(GS4#?- zgLRB+qgQTtEuzQi>WyoiM#&ZZ=)A`f@J)+Vi0UWW0@PD5c7iE4f0a*8PLHx01nsu( z#+>zZwiU*hO(g#;1Zt$e;ArWVQ%xbKV%~b3jK3{)iZs6E^nT4{L!fC~1L3QjQX4Js zPUoP_R-v!90rZ!S+09tFEn$RLf&+uSn;`3tcqT| z%kkQMAWV*8g=wAEC_j+sWJEOqNm36=9Ba&c^UsKzET~EqOkO!G#UC`xNaxXL{zy8u>CDuiiY~1w%jD>F=sp8v7iMIWCG? zDQXVOwk5C^H~k|5^R2NAx6f-VT)H^D0Kd$F(PnNkl8dKs>XH%BrbZM(V8JuGnpc*k z7Y#Shz3=e&@h}Sdk7K0({y&VR^lln(uQEHyqiHlP2g7W+k8(TGKj_ViXO%NaQvH;G zFjNb|HQq(IB9eVpyZi83d&m>6-071LG7OI~QaZg(HgLfVS7pnHvQLP!D!&~Un!Nxj zl*R=yjHm={{M5KweIy8I3!gzNZ{L}G<^+)MYKo&Dlvny0m!-a4j$>ulvYrBwR#DT@ zz6+yptwrCD?U6-|7U}(#`=RRogZ_n*>UbnVv1o+=Ir0q$=yesZsj8%y~S$* zNqS)QkLGcVUaDo8+yaUl)ERHiyD|h5&DT%#s=8P$kGY~WZd8FnPd5BLcc5=nJ z5xUuR@LKeyy;c*hLOk`Y49=KhT2_CG3lHveDRVwNg*O&FJIzelRo&Fi*5(&@fg@<& zESZ#QeC>9=-RTka7@Z&3ysJWk1kH)*>IoQIqZC>_BwkOq?q0PDN%xAr}4kUy>U)H1}K08zo9bZcg5jjo=TPJNsXsGL;&y{mmvF|2z$V8;xE zx>tF({TS6A#tspOeWaqtv9(m`o`+k8P{e662UwG%)1q=cbOHW-B}zyv63q#rDEUWB zG!evo_D=c`#A1z6%bgZmaJ-8$D=H?LfCfUmf>uAgzPYP-L-9l_q(vTXpCSxV)BJLm z%2)X&{ze%6t)M}wV3PIBbla^kjN}IYJ6%hbQJg<(#*Oyy4=WyBl-OWcaO`qzC6}VX zTNa70u9hx}pNWnyk?|_2sxN|kPj#`d6>8Mcy%-VbY3c#?M5Ht4(3aG5fi66H!J8oP zCl{*^4(5AnD^3A$hS$(vpZ=Xaq!>m2v5q%XxtRs+HmBYn*2(Zrt)b^7`SKGHAII&3 z&|}d0XYa9-t<4LaE6HJ-EN(Rw?ATBp`Y{b=Yk3}(m+qE*{3N)+WWE(a5g@9o%O;)| z?;y9n+bfH?@)H!@UF2<<`$PXjL-!4kvo(^}TC3j#xzy7X$3%?&(gZ`CC@mah#Dpti z`=H45*mh?k>Rnz(mbRO~!8Zs*`LK+AN;wRF-@6c~nvOkAj`gflTS9rOt}(Qh(gDiy zN^mI+#9z&8f-UK6SwVWKt(B(NFP}>~U!>F{@ZgtGOhL`qX3>MA&Zj4>KA^o)$lMrx z4MFkBq57wDGbBN*oao7tJTqoIe{pHzA4aM^fcC>crrp|wc2mZ!ClX!mB2wbcT_^KU zuAifH0>4>GJ&U-XDrLpJ5&7wP2mn#_X?ohJvz4uxJAV|&0cz=dxOLBx&vncE<>S2; z4Gcr^i*k`gEoP79r6u+)C8TF*-`C<_EwtTwxH~i2DBMZixJDAMtNGZ&ME-!pZ1`;c z?+fH7)j)-Psz%yg%JowqdoeDg?t4T07Lls)Q0$(2%rTVPm z3?0C@AQ{GbA3D)Am}ve-B5UA9hQ4HZJ}xLU^KZLtIJ>0cl)9}E8LqT-?lg6xVpu}; zhiQ{j5Y!-|&7MY*Y%SJ|li}$PCQwvk^=!NFKhlo*{Rc~SPr%W|f9y zdH9BQ?(-q4ms|f?q3ByYbX&cJ4gZ$Ba=Gm? zhtuR?2-jJ}Jey>`crp3*!Sn+-uq1xha@AEpU)e-2BxCKzR-oL;wxdeQa!oTA;9eFO zexvn9qiH&p8{iy)G7V+r3yD`b&Nj~M3rQ~pSmz<;HyK}P}%$5fkkP32B5jEVLO3Qkc$T#{{u;6iLCr9))(P?Nln5T$Ut3=JW_tAIr@iU#ulu8yP9?)KCSw>Zp5o zeCl+wP%qUxR}_Z%(g2XA5z@{Ux0iwVeBFRr=2geEoTZOBR@c1!N5}-J4=KGbsBu0A z)_hijfaiZC_Wsiz0k25`0a?5x`f%t;O{lyshRv(g_UY$SKJ3GK>SdirdEk(2Riwcz&0XS&-Eg``(XV`nEET4#`Qbb*VCQsE8epOd_Q7%dE1H7X8 zH#4Qf=(9(LW$zu9K46pEGxXmuy)ZD~5@oaOv_-ELP>?~qB}Q!CJ_uB@xaEq$MDbAOJpISC(lb+}E!B(L#Q%Aq}b$lI73?9QzxV z6Wi+bXAAZ_prC}DhVjP31!6QtIy?&hNM=l)6ZOB{1*C5u5 zZxVU>Yxj5%5@VIGumH-Skf9=iZc~!(od>!uityt`Wv+{TqPkR)S?BcH3iNV`ymP3N zhmH=}czn1+4DxB?FKPC3wWn>|H>CLQE$GpNWYjx$IkVJHX0s4?6qX=;QI3a=h@kh= z*~K#f53E!b%+Io&#X_f-;iM;N1Axh986~^qwbBMbL}#mML3>qWW)AOk9ZNz~Xmve* zfEbE?aVoNwwj~r{2>Ii~fqgCH*^8rV7}`!EzmHD~K?_;l=_#JZQnxzElu_N|xRnk> zPtC^+{{5t5Nu+rT&aW6OY!%a2nfg4{`P-d2a4P9nQ@<4_f0)yHz!rr&psnk^t<~C? zB!K?rG;F*XQyu+#*x8Bjfut;>w2R$2Za3FEnO|T-KuFt7CDW>zm|#pcxrBk zc1^uapNynxR(VzE1}2h+FxTavdATqGgaFM!FDzrf0x4{W{uWyS5mM2_T!_@&%vx0ZC_!Ze9Q6W30|j@1!8(n2aPavZ|bqS9&Zx90cyXyfDB&4yUUXd=>hjo)(Gf zj$=TWwz9^iK9CsHt^EA{)>$4y6)zZFt>~cj!8E^uC(QtQR(n*O%z~W$<*u13ws#0$ zEVK*Ar`!0j7?3F9lN$+Q4D&6_5STGC49&`Vo@EO-_uo`hInK8U>zoQ7#>?P^isXID zcHb-tgbO==|IPt_6#H2C%0=+J*@pd{&n+HH+o|ovC-E&ctT~q!*Ib8Rt^Ea4E-)fd z`)8OJt84)1ZmWN|690;{L_&&GMHr8-Eb_VoD0JT=`o0;uM;-%cNK64#x%QLQ2ANUm zDDQ!%ievIF{Qp;GCyw~P1ybW?5?{s^H!x=Hw@Nxm#g3sOi+)HgCEYlHT9_6Df0}^$ zI!>pv?vyiiTxUyU2`GWS^?|1&L(5}nSf@9wVPTl0w4NY*;5N`W_CeJkK_{xZ3Gb-? zv3H|IK^9N1rHLO66Ti5OdExhY?P1c&A6Fnlg2*JrB}Lu+xgiKFU=Z-PSe}4miu(DF z)W9s!h<226(#lF3bc5^TT<|waw`=rd{Fkpfx0K%2snvzqO7rz57yGfU`o1)GgmLQq>?b|8}HC*HG_> zpRk`eJdAXb5rED1Z9MB02E-FB4v8IRqWp|V@2iE$gmg@G zlY-A?3e7j(B!hFP>wuAQnv{&Wp?lHe-MYDxX%PPEY|;&(qn`7IFL%7gNFYV? zoFgu(K}n4B=fEo(JT|!Y{Cu2fIkR;*Yc)+)8}c?5T(+E}Oy<4qCuiis3*fK(K2<5K zS(P@skZhzF4Q$M&V)-1x(((7osTXxvi^lnM7>lV+k^f%}p+!FnBH=k_DTS!j@dvuT z#j|5Vkm0BfVT!NEAulqQUt{Gra5r^d(5-Pa^C``AIxjuDLB9*>f6bOMJW}aN`-C20 zLew-HSzf+tOMfgFd^QuehaN8e!oi5{&N*=-UI*#80)9nFnok5(#XBX`#R7LNNuSV}#j-x5YTzR8dRCZq_*X&uL+CB&P$?Mm0?z(J832S1If>6b> z%}<+K?|*DG8&enJ;4zDJrM#vb>F+$$8$OyMI`VRqbAQWhKc!%MR7c$h^U6JHpc9J> z5W=Q5<9!7o&``o^MX>TaHG90c@rM^sqey+H1%qWzdnY5jz;u3`Uv#4 zAA4ffGcqoFvgG&=3IkI&HC@nkNq|}JQhJNJGsHtK`cH_kC9-0AM^A8!1= zh^|q;sDAG0UI_eW8zYGHQ#aPqc|coCFrc$>iv_+>_!^Z|cY_TIK3|LbLyt}A5;ad3 zYAR=!bg}vPhz@<$=G)8Q=o@+@vF8`Dm;#OL*kKb?dUDILBv1@bEr*i@sYuw+2&%ef zy0K5ca0LBrnCX#pF2{&qGgmrW>Y>4*no8%-y|}yLtM6q>1Cf_8XCzmfZy&zj{-M2W zG>VYR)U&xhIF58k#s7#`MrGFl?rxPx_^8mRagsamLzJdGuXG z#8(D$SDvP|_yJ-yRqRZJh&a@=jxj2zwt*tU>wi8jXX%uzz-M82?K<7i3mp`h&FQho zJ@p5$bm?-O0TazhI(oK0GUgitmwd-{g%ON$^zZIcV<^bq{&VK61h=irQIR}txY0St zw_k~IE%%|l+-ZM_>H23yP?jOE?bdK+7xO}uxzij=6jsycYS8?W~DN}u|4 z9}}5wZz}MoEZKKyd2PIs3I%G)fr=Tan%68@H6)M|19tOnT7Hwgw3)8E3ygO^#Q$!u z4ieWh%g_1eLg#A!8ih(0G;rXQ4e2LTp^c*thc{=A`r041zBjUCTX;lOhN1Th)MayF z4xSsm$Mir{7NEp?MsLirfbnUi<@i82CYYC3s;Ay_wzmIoBWsy zhSX1d>_{7=U-*H9rsZ^WZeVOM)yEaFCZ8pG11n)dwcrIIx(T$Oo zWn`AOzlg{5vl)EEh^0HMY@JbMGK00vbXlrVvq?ou`3Dzo`)LXz6A7--GTFj(4G%x* zPTcHX(+#m;n0&)G`%3cPQ<}b!ZOL;1sk9}W7^jLED;K)#+?LToUbGLG*nR)F`ETON zsKQngITnuCTb4awOo2DIM2L*3kpimQcz`HRH4s?e~~BbrfzQvLirr3MX5E?8cC*Az&OY3gE$OiaQW$B1Krn)D&R!rWx$0bRgP{(w$rBN~N{ zz$z}+VSTttTx#CKy(IhSJQIN!#6FfR9YnKSb7YhdrqutWwg*#HTy<~iEIUl#y@Q8@ z2sQdmqros9HfKcVPP0{G$cjQV+%7RTca$4hf7KL~T?D3AwcJm%wBCESd25hBdJY1{ zMy;+HYRvv%mm_J(#{iPjtzH2AjdkQ3g}7$;_TbA^jMknmI$5w8BEoW&R&ZgK5Z>-> z+w*54TbePT7vS_*YIv}mx^~FncuP~3GvK&kYucoONu2P_1$I!E5ff4VZ(xBrCxTKx z8NB3I1^gQMo$mqTeoC~U1TuQb3B?htMiIiJgJJTPe(7wMi!G?;8*4$oI^tOJLPr!t z0OVScsWAjg1n%5@;lN>4ymPWC3#q@6BSmM}JM*d)fNK>?W$sQOtwj`Xk+}sJ*Vryr zI9yYi`0Dt1MAYOlfHreyP!6ynzpDus+70&rgDS@O?5ud=Jq5VZCPx1u4zl;(>HVQ5 zkf_U#M=kBkqOSTY9P&9_WSH3(iIOg zteUt=-U$D0wyDgQMA4OCrrKKHx~$L-iA&Y4cW0SE2M^U*%FA&Nl9aQ!|0aNC)w>Bvjz-^ z9YuTT8dKsM+wS=$eS~=BHwyi24YqY2@zQJem%=ob1_?3Y#sS0p^aZKnl(>b$3GQg8 zFzc5ZI{X4-Vt9*s#-2}W?aqnLC1Rue`%sIVI=sSTRmoKV5ot29C_Jf%v8Kt7gV3EO zFJY2=61J3~dJ*L`o4cGYS5gllMia#=s<#iCl|^ygl#jfo2i;4GvtO$bD4>qwD2bM8 zf)`cuc&kVg>mbR0Sm--vfiC>`Mpjj5)mzeIIG8J)U__zDpXILcf_;Y1qP|v)0ailB zXJgXM(^Tbeld2#0VdnmS392pC|K@Fl4%ZM=0b3ez6({~(iJ88`Z2g7I3Z$eI-gz`i z`c74ih(@AY4A9$hXItG65*q#f@i)NMZ}??qu%5)BDAaexKyP4)7YNA*xh|4gpZS*M z5mco*L5i~S4{9WvB|mwMf`n!?pgqlTXzeIUZ@^-Pz>#A-M!BBbwr6|K{P{H#L}gza zf4__+OiaBWMlyZv7vnyO8n2A7wa&4Gzg5`#7@DJqn~suQAKe0vz#Tk?{AT#Tg#{`T zd4wW^a{EtcwAXup3C({Xi;=y&EL8UR|7BW4y3YpafU}TdTv;UAC?tmBo&Dxhvrk?=WCx6>ve?b1$u96$H$r8ce9hhH*WoU{V>k)-Oj;5n z6~bv~VVR-xO3r1d8W_YGr+P9MxReJvko(p8o`L#5=atZtlD4{U>< zmJ*&Z$B@zUos$sjUF^XMJ4tseuk2Q`W##nDsGXpw(rpZ^=58D8Xd0zY_6WV*X7JB) ziq)Ztr)&VE5P%B{V{)h?GS6Fh!1?_pg&?jvV3o<;8Wk8}H^Zgsm5TJuA#H61Djt;` z*M_uz3k8u!E(WGi{P}qPnD>I|em-0|N5jmc-vOpPl~M0matKy!bX57D^x;jvvwaYY zGR4w1J1nQ=uFOo^w1wL( znhn^^t@4udcJ!ZDxWcwqp~mf_Z}&%J@1k#uo>Vh^bbr`qpV8YYCLKb}p$6_jYq0@@|_afeIqxD;8E*SS0p+8GX`2HxC z;WDaUb}{LEouGcn{K@&H6SO}Xbok>g38cDkH~88$4L?xT%zs*$0S?M`*Eu7He@w0fa0&ItUH+NRX!27c4d2-f0O%7Hh?_@~ z(~SanY>T*i@LC=9`tJ13tz8A|v*Lxk$i-q;3znzZG4I}EK>22Zz`t1oVSiE6VVaU+ zmWte-P?GxHp=S?`^kjDis;_6xAhqd?Ew}7{GjqcH)MCMRAm^m;c=r?g<0rQeipctA zfKeJ&|D|Thho@>LGt$4Zq0hTctJwbSHz@d^sfZ>5P_M%=oN>%o-RRuf4M)#3WNEw2 z3h&MLb?y^pN;+IRV7OVoDkEb=Q_7xE3t2&pQ!D$XApS*S*3^YaNGJ6Y#@4zeNNRQ5 zQUQGfCYNu9LAs*9n`==fW^8_aAz;mb9xAmb4n5&94v^oPtF-xV3!^DZH5#3Oa4+*P^{;7}^p;>o;;G{&?cGh^#s&%DW&B=L4 zOI5i7eJ&M97U93tDqar}t%F}Sw@-=F@wk6_A2kWx$!|uPh;>smnRHAO=Pf{A6{%4d zN|l}?9tkL8}pZ^WY{ z?CJlC=m%{-jS*EnSDaqKzX@F}DNp%CCIs*81g=V*P`4gArm2oGzBsQ#2uz0pzW z7_X_vfgnoO8>q=rnD!ptN&0I30XI_D+AZKPtIF6|O+lz{4b%)y_@oWLmJhXldChoP z0#q-05*FrT7jd@+c9+b`$6JJ!Z3w>DS^jnLrhRV<4>}9L{x-_a%UuOu@y*f2!;f-A zXzxNDQqfM+rJTdN2uNwt-_9J~#$>AS9vVMeRB!v`s9@$0Bn-O1ISf zX$_oM@qUAyO`A9!Y>u%|&w7Vj$yNuaHdWWlJH1U^BWXq3_a@<#LXa)J8b&<3y1|(a1P{L(PaS+SXr@eTBftT&HlY5BgC&P~*!U#Z-iJ z8K`xp-NFH`tNqUiRiMow6A z$eZK4`(*Hla@(s9CDY-b>G)%M`IMmKfnl$-VxqcYEEp%g{E&iB#Ix`9mFbho{j@+2 zbC$!Ys}BXfW<^*Gcn5fW(N>3-7xrEKrM1njBg*+LUC9M=%jNxh#|o-9=j{%w*c*py zlpc7*#CTEsZAxbiIT(WeOy)O1UCdTa7yp#p$Yq4WT6VT5MF?}Ca)1u9wG>EaL687A z?zxJoTSiy{8jIGi7+!r=kdgFIo7)kn#ti`{n|b%cQC#!_nGzkUnqb1!H?IPQF7wIz1n9L*u8la)6?kI;XcA^Ya1-<;- z9G*5`<(G^{3Y0RWyJXA-i=)cY%cjML9ynIwsk0y1A-<$4sb>TjAAAzx@FR-KK}2WO zi+&v|(wC|ArhBCq0E0&VQ*Ot{m+0`PUogE_#>`Zrg%^Zoy^w!PAB*G;BeFx-QD&@3 zBUa^|wvYZCV(1Esw!b-1A|AVL9pVHVaoN>&QaqQt&m1|T^b+K$Fl9d66LN=xSpq`Q zYhzW;u%nV?4^n>G6E(i`(`ca^q+lFjq!)MedxqA*x7Wd0h?x32-&hvKAU`p!X{=H$ zFu!1}D{}4V(4_*te7zBl?~Igay%YU(m30OctAm-rcxrWdp{|h}`w!-ka>zJjR%*IX z>BFlItIfS`-@lwN>m;L^+wi?DO@%en@uJ_*uPsZ%pz_|0Xa`>WusWyKEJF|UY$gSR_ySR_^PiD3|QB|-a+b{I> zA%BMUD>$(LsVVTte0!2eGboE>4Y=sf=}>EZXK8Esm*F>FB=7snMWGnup@El|vR*m( zi?FgA+QDDyEcYdJzna}gJdFuLFug^u;-d_7tI5zHjxKUw(UAZ8w6ZaJxLXGAUv>3I z^x03Q4^b!@(vAagWh6v~JWg4w*&f|U&Rv0@3qTy~2Hk7kFWd2jA5h_x!zU>0v_8n? z-E+R7ZpQ$S2V5|QK^vzNAJuKy1wJq~ zyG{e?n%3}7e}=XEiQ$}%F?oosivQkc@w6IQvDfi5^6wAGMs`|pf=;NNLYw7?8oL6( zF@?EQ&HJr~GD)t(tM{a!hv`S37~cJ{7s?y=utFUn_gl04dV57B+Ed*JD9rX@`Z1Rh z1VfHrUws~@O?PC*p87tCnH(Vq5(>U}%Jf(ip;>MrHz$d`=`YmUH)o;+mE;*zzx=eZ zw{{1l?{ca|&?fjTpPlg*`lakvR?&n46dK3f-#&FN7`0by&nSHWO|E1c4JH1Po=!!B z{Irb*Y*gog(7~S~i&UODocqk9t*UHf9jLDB<~3tgZjh*G^GKL9#w`o}v`Pn+ zk#2a8#O~YDY0u0oCo&3{9?P%{-s!!Y2g{$mOFKixMrW0s|K&MeoF60(hz~_>22qRV zc%$5@+ZJZk59`5UVaK^YlhcztOP{`MoDs*hgb^oyV6vqh@(}NnpPEH~j^7(2W2uSi zdHXjd+<_jb*nXJKv#4LIE{7he?fQV4}zZ6Uv_}@I8wvsw}MYI)k>bdx3h$r=cQQn z5`PM5IYn0G32tN9N<%2rEZQDW_g$8`yto1LbZG4PXGLVtB0n=Vi59_BLwh=o$;mW$ z)M*X)J~aUNt6IDed@~NHOmTyigiYL50EJ0-+KzT?n!HpJ;43IO{xuudO7(AYplWHJ zAPl~knmHLN75;+2`CU&z_0y1yN+5Gm(}v6Mh$uQL zs}jNkJfbLuWjGY4-I^*TC$|-yfOn}FdqwGg7z|T(6c7VP4>PGoi^k#F_g}P<3c0l;&Z}y#+xDg*yC5LyPEk}sOyjJ+L0kL@p z^wBvYFosslI6z+q_$!wFPqUqS*9`TpQoGSLL@X*H>B-N(=eW?`?Czdi;7-`{vR5G4 za}}Bgzch8eqVr1eKIQjN4h-pIvrq2dqFqY}UstJCoIiixHIU9whE}RH%}Z3uKg>#t zK_j?@Y5kCILs50TM8w$*IEE(>`to+ZN94c_S=~>omXe22+=&= zN%4zkDU~>5qT7T$AUN3Z$B>J5^DTQX>7m^f+M)TQR3VA+wMF}9hsply zA7!qFQK!{Asz37aHhb`%B2<(e{>#rypG3=>pOIb35<<3wag7}8TF@FkrknFqs|0_B zUqt2vzR`852Rz|6r1thep+l(He2PrXP0DUCH@Dfm*K@2i-HTpR5SLX>B%)d7z6S z(DV=6m=y;8FV~#-{A@Is(H@9W9))hhVntM|>rw0RiU-8d(B!BVAhxHSjXUtO& zL01{E7mS6qO+MPKd`<%lk92O)O#0F=^?qmeXoUtgn41OoTU~kZ7NdI{JQNP&uVkMB zZLM#6y|5t;1=^!ZgXf>uN7}#F(|-@y+*U^V)$;JJ7BG_Xv5NXL^}I(aM!S&|{htoU z@K9UZ{~>{=CXwC=ecmlFp{p<;{=)&7XwgsMbt_yb<|1HzMyUdk_J7AUv=hIvUWGOz$-v(MGS7JU9JP7y zMyV?NpTSvqHk6(p6277drDtLu9e}>IiENvm!#(9)i&j{@Mev{yTdI}==NmR~Wz$J? zCn&7~v#|1cV;^MC65DZn2QV#T&7Ts*Zwf^zg!s(_fh9vD9gUlzMt1Hi4^;$U7}7vz z5lwAY?%&4YE;3+Sq*!i@%4_@WZW@Wr`2qu9bY;ZJv-c9+H21$ygx^s<2mI~ubEvTY z-faRGYks)Qi%U%tn`qK0mGJ^{ePLjZ!Tl+^1Z@D>f5_|4BN8?O;jO`%Go6`(MPnB| z*LJ}*pyCumCo#?e-!^l$T>(>Jcv$Thn$M!Dv-6h9EZSxUSXo~S@}FPPj8M-PM|@_S z0Lr99V)6}RI-oz z8DoKTiPOiNYvLS!#Iwv+i+fJBTuJy-)8&0h@Lmp&2p{1e$IpeQT~DeA;9m+)D7>cB z#A&O!jQ2aWP;@h4nGa1gEIO`CEOI=MQACgpNZ?-wkIf}pG^C(`{+t`%MnzqN z4-3@FSnhU)&#PDH z(EEvGx+2r7f8JE)8%9efBkJCCxM4YK@8-Z!G2Q-Ag#_!o%AmlS4-}WWw3Lo;0h*bN zG6-i|bAi5ZPXw?PVYSVgiPg%rtjF4r*H~%vv!6IlBgoPKzn_YxxVKb3gk5H_N#il0TVVt-GebcW>nwLLD?oyr5mYJ7*J3 zqj&zCfN1SnxqaC|yA3+X*;=5B!Yo8h{OjsFA9$qV)5uYWN9jb`(H|NA&7C%&x9nZ3 z!hB5pbmJQ&Xjk4bkjG~b4w{YoPI5=-&akju!LhOP|DIi98S&h~plp*y>I2JGar902 zf7N{nJe1$}|JbsWB#|U0g%Co7EHh>wv)Gp;4aSl+#$K}TYxbS&yNc{YR9cj@uPSY# zg-Uz>XE0(=KA-RJ_y7HV^Xkbn&vVbY@8{fe&pr3t^W1^jo09!kqBHmhKXGoukJSfZ zv6_OaF`w8tUS=5(HEOR-h+A&#f{agg%B*;f&a3%?KhgMBMoF;0x)f5a?HTk=6wQ-$=L;_P$s3;B+T<0@{K&j89^X$dk6LqK z2x+UmOtF1w49q5_tHxgQ-B}^|-2jD50g=JhT1xfR-+I^ode}4A&Y|DmzO=E>PG4CR30>K{*r~Y zt9M}y=NLM=rOro}ufGmf6XfXN4~38SJURz6c0%9%IUz&^ST&py#h2`Gy^4GAg>bB zLr(|~y}e%3TPHf)b)lc=yh5DL%PH%uIcnFc_t`f| zmn2|1a!SdPU;LjOP}%8l_!l$rXkM6RXvvqzOs)2uTR!w+3qQ}}520A+G<=@+FbpPq+1E=4IV(*tr zhvct057iBb-QoLIS=%~4pO1+5?IP9^Zv8M0gjF}(sh2nG$w=Cr*cr^3ieRdR3JR;} zYrJkaA|g!W!y=RPO0WX4_ny{I)X8P5;IAjMDt$;8;K96+L{@P};5Q#lkx=w}skq~F zk2T->PLx2-FFs>d3hIm#ah1r!3qM-W5a~ZGvRRg`<~x(*)Tliz%Bz^{9O#!B-bU@B9OjEN7NWYUMDzQ&^zd@u8;4D zF!`3Vi7AI@-!pXe2qWP@IoHGfDjU7s?|C=gU~Ynb$o^4CFt}m$v_?K4M#LU+G28Nr z{JU2Btp_&hrZT<(#^3wOZ=#81=q{O{2fuhA&Lv}#tlL>kS4(eg@_AB7xEJ!ePTZ-_ zHIi_EGz;P=TJX`-Uv^g3L;30D)L%L6Q6)gIBi zk$Bcr3zt)Qtm^o~jn~`UNLjtg)~NIK1DE#lGk7V#&iE!e_y!UiSP@~msSbv!S5L$Q zK1JagSDWM?FX|YOksM}R`4Dv@cXzW+j{z1;)V4G(*C!~XC%jwJ->zqI>)_s;*NKpy zjTXHVNzZw22)32w1^Oa>)j&AhgI*sy-{>Ual=2kmoE)nbDwHMt&3E+u77HAHeR8*q zKxgyo$L#`b&;%0kOHj80;v0#h-U$D3!`%S5)lozeWA&3=0T+6+Pi3efGRw_@?UkC9 zLiCe2IwA)V6XA%9wSwgRTlWaKjAX-*`bpej*Dm87BA;1kXJX zs4TQ2*p}Pyaz;H>#gO73Nz^uKuS@m8lwB!LHn912DTE;vD-&R=4BK2I+Umj#DmIhD zCdS^jPwBf$^sL%IW?dbndT(wmR`3nahp}MAUW-eW`aa!@n@Y4b+=* z^`>g2z4(+a{P{tn_Pc;lX|;j`JpT_XpEk51u{C=F{6Z@4g&d_i`DE@MSa3G~o&$Sx z*>3Jl-^*~?2O=K8&Aq)f?$_7hvL35WMqF@7xQai{WPcLD!Sr4CF05U}HOQg1$?t~* z+C$b?+i3X)8>pRAyXgKETm2<70*_l=8Ck8_ezsYxuTY&Ob0t=!ZfkRyM4D#P*G+ZI zJ~dhbDZy;f;UkB)U1qqg;C6wq@@U72168A|Tr;}O&)4rJCI#ufedKvFZexnXrUPf? zFxNYuiJd>S?#y8=LFVL;3h1YlI%DD?jEmvB5 zKVM?_t=;)`M@JlVs3hIgBJ%$CLkVWR&#JAwSC&K!j)^xj4(>AV-_0TV@;;I%7&{SeF)?^e_q(do%@sK? z&w?(nkRej`{)L{$Uk7aQXFBx-(k?4F#zZoI#cNw&o*sXjz~BNg|8VAdI8s9&_pn+$ zE2~@TWk#OhlPtN1gx49$8n5uozU2{zT&2|PalV18dPaP5lNm7S3W3|PNZx2WRe6Ex z;?$-VM)7p0_T&7!e$iaXAoecoiH((4wU4!Vgzc5N?Ok{Ogl^jh4s2pYM?m$qqW3|e zJkQ_MClai3LUXh4Y;8i_{c7g>SpaEOIjT31Yb>#GSH=^5_9$p=<{*PexO>Q5?`)T% zSRD3YN!*SdJa@;GTUNUr+vWrfiQV*t>2&++OMIuJ7ZiAoF<=^^g*TTsx8LKw%WBaOz7Kyk%O=WMXk13Us*kl@LJA*JaK4BM`RH5G zx)j}pfFG~}ZAEpK#V4|nuGTx1QnD~CY3t5O+z&hFBdNrAa9<|$bS_)aw!8a>5Q+$N zE|?R2G#@KObpEvASGa@C+or83blu)>VIIhaHVvZ>BXM64?Ri_XY&kp~!)-p@PQK0r z_+v2r2Q_y}cK*D(RvzAuVQsw(`q&})^&HPl$GliZtYivF^X;Vvt5kJGUx4bwFb#1` z71iZUdVBdK_iw(x1Cf`(nHjM)Jr}{W@#`gw2LYAjFns(H;a!|X(xiaZ1AJBE1li1j zrRmqf0U>4X1ZYMxf`K!0)w1zu zsBB1BusX+%2Sw2rw~cA^5h99WcJZ{o*X4JR><8bP#J-GHZiTN8lPOUdiiWZkVEt+< z9}B$n;NVXBe^_55L z{7Nw+#6TU>w)A4D8|=@esyww7VPN35O$v8Hj~6_>c=ZF}6y{v!sdwI^N7}#Nw)*_2 zxdHDP=Wyo<<|yTA!F3^)wU046;lGk?n8Hg*| zHRm|KX5AGT{cAFzkkwgQZ)y^~{IuNDWTd+@VluO#pIhy)Jgdr1YKlMCF49s!^G8&g zv)bd_Uz-#g^>k$5U5gZke?ppfV}&m07Avt6*Ee2OP8M|AY9*fjOw-#Eg{;zjk{4j- z-CkFoD)e$4M!KF|?S*4c^t%)B#*KHt5YPH=WzXP83Uk2M67Fr%fwm=L%-wcJ4R(ID zHV5%lBK6}TOg<*xgUJ!TlmcZU)VNUNq|+XG%2?vy`_Bb(F#G0o$=n~G3_|wt1aUOC zBM-GZ4Ct}!WjE-8DH2N#U_`Q-#m0?A?r{ojOyEJ;L%YiY4J0Rq8HtB}>ArkCijc2U zOfWxd1NFICX?`f+Idrh;r_g)n%NQj{{f-*fV7O$$uF*2hP=wFbU27Ou+`*k~b%Z+g z0K4N9IIX&|VGL_lopIrW)<&h5%B(-sdUk2~p3n&LUY{Nx5>tN-$$AvG?^xZgKCOzf zJr6g1=5*2^d~0EizbIrQ`y-BdMb@XQ+BWt0nj>O|d6dtUWgh$q{JulbrO6W#5YU%K zkB=XDbkMySRZO2aT=OnuJnQ_ymj%J3mD;iHjA3~SX$y%LP=UTrJT$Pbsk&SGpngWq z$Ovwr^j2!Q-CO>l<~KTbHmrjfHa^wrQP1x^HEw}jy)FUQbMlLz>A>I^Td5xg6H0_L zwJvhc+EMw5@8pA+9-%OV;O#nf3ismIYbuU+@Pi2@0@he(H+5S8DzM zelNnJPE$u?MQZ#N9Cs*xUq8Mnc(0ytkVU&d_@*YA^hET_mXG-X#v3CJ3iFw#=zWE2 zre7|4#Ce3pFplyod@UEgEN-0TUP;@4y));dkIzjJ*`;o;;T3D5>Moktc3u4j-JYeV z8&Rwk(3CcE_{5n{1fH^7>qBvn>(a4r(vQh#;Pz$M8b}pW?w(rR{(9?YE{s%2o|t!M zNQD=7bK-^Wkb>-SBg=-AE6g$yZ* zTuw}!d|{B?5ymMee+9X_Uh05yN44R86;%b|gf&XGULMWS{HTM@uINari^4z~pFoxS zZgoIb1tKRRE}S_BP4fQQv2Pz_cku1FW@o?RQ6Un8h#eiLL579{IHdE_(wo#dtiaafgHzt+n` zIx*%e8|;0$yfIS2l@+P|PT9uaBfk_jRUw{-Kdyh%(Rh@2U7PwL=)-~c zt8&>NJ2v8&li7t-5A2KMQsl@T`g#R+J2NSe!rz{kzkXE-H!=;wU#JRVdGG;qYW%k1 zsTFr%mYw$IaT|3y{e-$zFBrXq5~~IdUg7a6v=n%A=zY62+#uSr{qES>{avE_>dlR} z6C^7yf>lNBK^Fe6oU?ys5Jut(E@hQGx#ceraiJ_j8Do(9)vf!7-B8`YnTvieR}(Ha zU%S`ZdGbK1T9mscHW3nh%vCDy{IRA7u2y=fF_@bKPGgg}}Ai=QE?$meuR z*3%dE*#6*?ueM3N4tICSxYm(%2dmY-`}NafltK%s*H8BB0wE4nGN?V~o^Q!{|QVl2-v*?^1{=w^oZ82fp6ivUx-Ue<}B*Pf?sL@qNC*3lOWMHYNQ) z9XpuNX6AQU#n&YnPj2^fK6KjjTHr~r?^EUi0=hHryzm{uusHAY;R!z`rw>7-F>cp$|Bk8Ku=cAvRu+|L+`L7RSHxhKh zV^sxO2!!}*RDq>@_TdNU)>rb~xUVP4d&kbMdarO37rNh>f-EVhz$hBKmOH%u*;P&m zg5Rw0cXuy1`thK8nwXvkH`F{SSh>x59js!s{h4$BFa%O}w%X#Q=*5_(Pn+)CJ`Y77 z*Q-2iTTRwY-1N$Ji!*e%3c@^ke4oUzi;#O)a)nSMMU}WnU8L>avxU-o-~2#(Ry9Rj zj1#T04Ex|5s+fyrDz@aRxAgSGx6S}?Nz$ofd-75x1oL7e_twHcnz(^J>E z`B!b&C;sIsace`-8t%*a4KhE)zt%OUAoUY`w%&DcU)4w4zPcb}170h;>L+53hMV*zC6o4Xuki-r{fW@s9FIYMjp*urENn`29iBc;g!A5y_`f*4m>TV zxm5yjq?)H8N>`q;j+b6%A5E9QD4gKsSfh}ied&2b!`fdd(61rqM8vKv`^n04# zfj<%4@vG=deZ94ncvll!FXU#9PM@57XG^7&XdlQ~6dn;5X@poaZeDJbADAC~UaL2A z%|&tF;Lsy0H5phO*Ws=Pk^N5}ODw)*X1?dCT`jV$mR~Ir#5mDt9N5@-MG4p0D7oc? zL&~aKPf{cz1}C-7RPNNV*STZkygLmP$74_QYBtm^*DO=yaL+BcjthWoZboM$pp`jq zmhWq^x$lV3IEAw`T5&LMvqs)C$Kn9o?l#$jCLtSkU-8{Wx|5y^SIB&NZEpzs>nmbk z`4~O6z=qn=oyP0jl-+L@tE_S6f!SqshwATxZBJTju}&$#5yn};aYInWOJQ7@TgTxm z5w#^1Y$+gutl@WiaT&T#iTEJm_5r4{+XDx+ko>tX>$RK92H)3~{*-mCy3VxAdl=8! z%;mA&FmPRJ69elr)xG%0K&`CA_b(N^pM7g1k<=l|?ePftBkML)qpzoRR9X^YEz!b} z$FC9xdU7TL;8&o#a*baPDNi1|${3wH>9Yo7ll$dnE9;??+P68se!Oy*cq5@Lc8Ggl zWGc>LLs~>MdPg>{Ls!A$w2=Yq9hZndq#@ZxQ3P(484LVk18!HNmTP%y(MA)vSgri4 zi6q3zYAPRzZSs?@u}z6vb@d%`Y1 z+KzZyOpG#R>o#V&AdP1@qk+I)%>+N@+>!Sh0hHzV*^&XCrHXIqa{v;0g>E@LP z!P+$UP*%hB)=Gl#hpk_>$fSP|?7nEHKlvGpQfd*{={?bR*2LYoa)%Q$+9U9ryrP)u zo#y&gmLK%H2zp`Qd*ezhc6Y^&?PfiwgNuoDd2x5!x%L*`xU>%ZE=WPG8IeB#C(0-L zx_KyZ8=P5>3=S9Hft2ujr6uD2#xZR$sP%v&AX7NcY*XE?+ZzMUC>! zO=DlBq$AHnsQ<9S*EDuK^Fp2zsF!LTZ@0_E+^ZzjnQc85ufS&_eaANeK34wh&cg#l zy}EoR>r5e4d|)YW!D)A=~Tn1k;aWJCti@XBhZn@!ITvnat9^fa`PNJ z+ktyqyN8S@IKT*tQn^&>VG9$CrF`iYx{UE*2yEP{pM&I#s-$#mdLMJ|*c#pLjk~n& z7M0vQan_YB@#`~7*3f=fWmSmIyTUe;w;|GZ4?7&e-b??y{$=t+B_UlrrTmT{!Lq|F zgu-VjjCaH!ii0@VHCg_OrePejl$@WWs0v zzALRDRn(y6d7OUBm)(tNlwA8l2p5;js&{^Y+u{F_CEYMC008yiC7rEG+5b(J`oKY;3#tzioy|h@1{puIpLDEv1hVwY}|2>Nw^^% z;h7*aFchDYH_7%$Vx{XNTu@wgq3S9{Cq^FR3$ms;zNx7kk$esJBb#*M>LvzTXl~=< zw+x?l1~J+^_Wu=HiNe)7PrRTQc;@tDJ_p96K{?t3kMrJ@PYbTKUlA>M6}7r-Yimvv z@2Q&sYZKEb7vY#XSG$e8mp*6}_|>k^8`f@#UX`|bMX;8+uJP?l?Cyk;SoI>N@Aq#+ z4a=*Dw>oRxOt%;PWp{wP-Jh$u&tU|a8{UVM*fqK)jpuP-&v_!DqX~W!UBm(Vx_a~~ zqZ5B80+I?Ih4v$tLHn&_i zwzNuv#oBLGIseQH;~I4*dzCA;J!bvRyP@3Cc(39Y&vRX$Q#OB*-VIOX(Bf=O`)Tfz4fZcA}nK(4Y zb83KjBoT2c4$hXYmb3BZ+XurfY{ZJheds%RNAX2c}^{la%{?f=?Q68C=tP7Fct+;6dk_(N<51<84-2Z55-RJ;U6SZu#z2;oWu+ z-CZ`O@xy6|BO*iBP5o^Jq&e?!nKIjueO^aV_hs%X7km&(T|z6)WXY1>`;=(kZntKVsV}srI_Z z=>eN^VDSNdXPkc}j`=HO}lmwlKzNo8{cKOls%ahD?9ouk) z5g(DmW#`v^au+(RhL%O-)k=4jNk;XVYHw#as z8hg^V%}s*GVBp7hm{b18WErKv4N~Yws?cb0>_FlL5r(WTQB>)`P{(lvR7t`RgW&T@ zZoiPpwP#%nE?prusKhXF*zJ~xURNJ@RB@Gm*FV<}btHoSO@C}d5`_Mr-)2}UA zg+cCbaoBC8%|B+HUQ_1I{}U$Gk=ynzh3yQxlJ(d<zi zZk;*?5<8?a7Rd*vWZ4fNGO+$4?X}^o>Q4gUb}-lTa3Af%l@)Ew9Wf%xUgm@cXItsxugCY9ZC1Y!VPD)~cI|MGwtGXhsy1fxgV7%3 z_+&#IOyHD?=TQ|2iPL>7qKZCU#QszFB}TXR^o6n%cGy>cNBqn+z8-S1uU#|1Bt6ce z5wbPR{IY}DYL`(@)5y)oNZ7*8JHaai{Cz)SSG(;Y5DA~d2SJRPthE{wUUc z)_O)&GpkJoG2e;r%P5ik9;@DMw<9_l^BjZU?}VaRTJ)iX(j|wj(p&Insx9m?O}`IB zZ7X_Yu~H0iIz&ZC@Zt6cl6>aHQGHN?X6?h=E-km_led`aMNR@a;aRD< zkJg^SXoNobh`v>7H0mGh{DZZPs9%0-{LR~R>#)+QYpcAzK|~7M#@4$Ed$RbwZpv1E zf#M3gaOU`rtlj4mTX5%Mz9UyfA11tfjw!k3-VgE!;KOP)Z{+>>fa{I-hc}OYojQ%X z6ANr+*5MO`x@P}sHH8n85|VV}&H2-Ocv-XIlZ`c)k2%~8gBq!@l!Pkw37<>QvtjI5 zPV37XK?uF>GJEgJv-yU7i^tOgjG<6?FX-BH6IoNcS_ozk#WHRx^TPm z!y}ocwpS*guTL_Vb8SD%=Nro)?@;&yX`ae$vP(PPuhnSRy(DxQvbZI;|HAGYUH%VR zR-cOOf}zq__N|X!anAsHtae<~6**Be$(Dcoqd&(9aZR?#gZP>xC~tSwQ_aTD_bn}ecqmrmiOV2 z5qsXN=QQZGm*>4KVhci(^3^4_G*=EK4{(IBCEV9~aH8Wg3cRWRsR&o6e0`7hWKnx~ zMef=g2sUN~zm=`H-C36GhY;#tgAU(xJXP$YeZ4TN(MPuwV>UL)#$4Tm9;{d?eRSQS ziVyE))_nLRO`v3Qud=&X`8?uXLGJU5Mi92-w?p}t;pS+ zmUE3GYAg0Uu8PX1>gp%BCVa|auAD9q-jJ0#NBZ{-PhxVJ6$Ft)@lO9B_ODH(J!>c4uxFh^ zBPvy*A;s_CJ?uX)TFmI7U0B|ob9N%el{5Wv?I_{^;ZRU&?nL`G)oW`gV<&{9aMFQs znxDg>R5;4Fpp(}Lz#8*$TyZH0tZstFp!(EiSaa>mQ=~rr0D(1j$%1L}+8RN!Sq(D!gPCu)Hs6Pb6@zm^l>T0Mf_0G6w$9RW+xv5y}PyG9?HecKQ{d>=K}S}cf%7K2Z9i6h z$uK{$IvCgX9>$+xbV@XwxS=R7%yf;HB{C^*o2ez`iu9iIsb!*>#qgfMp2UslgNkSP z$MUSweiE6IUmX}iFkber(7Yww$bm(dv9A!_ux~FEY$4Xxn1Ce2lwTOUJ=q)Y=gXMF zdJ}i8QPuHDq?c6k*&}l3gAy26S&_2gP?~aWxV)oj9q@b0mDc8b&E^j#co-;y7xH00 z3+h9@{5o>xqXc5>!>BH7R2g>+)^TmzNEt{_CFnU^K30}Hr^VMRsw;exhDZ*^v>qv5 zB01!q^Xh%nMwB4oYU2K`Rzu@9>51`SL*yNdT>B5<9l6BkV?VYhIgy{@>kH#5EzA_( zJM7fG=RNQYJK5|PGxlC#O{+?S;%1F|SbJbg86Sr?Pd4Q4tUL==gYU{)AzmT+s7-z# zmG2qI3!|SzzIHOaSqQ~b;hkfkiSDk;(2^HCSMz9;jsMdJGbn%ZUfje{x3rINvE#88 zT7-)cziQtqa=30dLkUEhY=K2LeGfG?dUQ7)9v%CeOG9uz{ak<5=W5I zCob&w5l(-muxX%Ey-EiYUEL-jR-qKxn?D?67$#w6AF)J=HF6=)rNyiEgj9RDmgV`cXR!#$BwJs}SJ5>PklSDrkl^(ofE z^uetw8!w|eQeWqn3&Fap9}C>x_h|rU6~cBw&MG|o`S;_)24~@rjxyULXR2h*74=_H zzaJGt5RD3jenFEyV#ax_87377@|BPB?_JmuB)v~t0ug9VJRIDx&YE)nt7dY3&x7yb zgnKDWuiRF_6?lyxx3Fi#U`F}A7o>3yPo#~A`DQSi!;`a1ap=1S4)siDF#L^vP{WwL zA2qiKP2gfehjOGXFoVq|um=W=>z>Qs+^c=(C1O>p%gtYyGm+)E4_A`ftcZ;r%w=CM z>SmPeB&FrcyJMo7_MPxMy!%90)mjbv`^9*v7+VR_ZGR;V9pa0ZKtBEP=I>nBp)XLZ z9}de8M)KlV5=}Nc!G(fVF&=VA%l(A>VtrvH;HC1&*9ktxWmS+f&6+F{wi8?KJTZS1 zfA9h-to`n~e$icxje3In2D=Jz0Wmq0TY?+jmzAZm{%r8Z^=16}e)7}91Fbl`>&i3^ zqHOiScG*&YRFQX_=D->bsAIWQWYkr{9^88N8#j=h1ozzPhqqQ9E*b4<=rLQxfg3zE z`l`XSxnP~yR_?QGRS3Q^;l5&>kC{3TO{ApQB@t_qk9;$-;Rz+!_hzS;+TjHw`mZTg zWy6AfA9%BxIw0B$-`1{2OK{&|I@@t=m<8Y6!Wn1$;#?#Aw*2JSt~1Dr;ukkR2Zt#S zyI}eBZ6aWfbz@#`&hN5YR(MRj-H5|r3u{N1VexvO9a+%+O@1iZ5%DhlI7Y-Yjc? z*fcbGiF-e=PKv+xjlw>L9y{s!xtRSzardY9w~!{)xPlBL4^ySy6$9y670qsqg$JT!=}j7Dn>r?C8hUx~e~gw-CLmeQK_0Rb1|hf>pc5G!XTGpN0}Z*(;I` z>P2XNktZf}`ZpXG#(k;TS=uS=EemH(&$`k#aEJZn=HejxNE4(78oY8Neg=xS9KUP5Rfo3z60^N z(gI#BY*+Opw?zG7+8ER?w?IoO)@JQ#p@=d0+E&!F6XoI?x}I~2D)x4)a}GcVM1^tg z>K6cVRfcN>L*pQu60+8j?Mf%S7`X4r%AD4+JDPr+lJA@o!-N)wDFDCskSAdxrevTZ z+0pVzy0sLUpVBT+C)e`!(%8D_vh>%mk;*TQ|0P2JflSW>3iH3zUU-i|tpEo#^vH z2UOg0QF6m=6IL|q(YPdq2E}t!m|L8f4C_r-j87fHcLZ1=Guw4WAH=Qaf@bL=6;Mpz94V`|aM^x_^hVBNa!{fDiCMBWn{bA=R6|Ga&Bb)av~In+q-9_2Hi z_9u<58}kh1QiL_f8`Y&sNhPF|urY04C9Zv|&H_{QObx2k^pG*@qz7SBv*43=5^sWK zt5x=AzU;z0PM$PA{Dn=+L?QQRF=rFxT1cI1#FdW0Z(1j>5iOKq*-hW$*hiX%h*n?7 z1?5tN?REXDJvnPK_wO&B=$Q~i=oYMgw`Dl`TStaiVeOZ9P_>HJ4&TsrptC`~tcNY+ zi0I?Pe&Qv4lgSQk2bxu1B5sDMiagw2%vgsL=2Xqeg5Ij_luZ(Fm$G`BvSs%Q6_`iZ z_`^F6r%N4*DVmo)hQRDX31$O(jVGV`OC`%>zC(Raa*H!8IQ-_ju6~N2Lj?MMaNWIr zcLhjtU{KC$=RV}Vlu!niO!DO5hcy$b`*HZ3PJwvRs1fBGx7_1h_H{_1#uqPN4ILe_ zxwcy4yv-mkEV-!PD)aE^!0XZbA0C!Rh1Y{gm*s?twp@yZmSt3GaWytOIJEBZOYQzH z>&4>$zg;M9ZvF1gwQ%!uk#!zny!nqQ5e@c@_xY094&1aVeIOJ|jC6-M*d-nLJ} zE32rn61F;_Yw#~y_l0~5jf_`+7VbpychuU`LFjvyuk_$?@7JQFC@lg@5kv+x=Eu{& zHP(T7-x&f!wkWE~KVG`{1wJCVeB?M7)mD~saEzLoOp zzn+FfreLmYtWk=+HdL70wCNL;A@;ask++71TtKuSH)k@zwDY{@;rKlcJpSfi1o%)W ze3C`#s%;xKTWLspd=aif4J0}W4xWeL*bt7lIX|fo#VVKxpVl|K?Y7es?hPLz{Hl(= z^(})%8WNw^(!8DtA6R#Py~ca2!{lS9s;-z2$g`{g$2yH~=XRXP%qCkqqAKgj{?8!| ztqzy&AkT2f!9?qr_ph%MR=fS=QmB3YC+vmV4!K{5ApNsg4zjMmW#YL=@DJg!mS*Bw z3mLD{RT$xuDwyrQR>{z>`RFe(TQTQC2j3l#co3NgB=ImY+yj2k_Q*>$$53n7hs-R4 z!zeg&R#WED3$gm`?d+V6pAcwr;1>hTCEai5bI;sX6D@*rm%FYJG-y&MH4OH9BE*z&m-wm$Gj7{&;z z202!2&aF2z=6G`rnO+pMjTx(wHURc4L-J1Ipv{H5H;Zf@H}4g=^-KN|o+V#W!EvK< zzE^Gb8Y7__$bokKUek#9f}@(Y_g|~Og$Wi9t3Fkc%t`CTT7Mf8#q&k}JVv>5QDZ;% zu|j;X3syNXt3EXK%5e)2NJpEAnFF-gXESio!h)!U)i)sOAuKFpb=+JIkgX^LlBc~b ziQ?jh^01ekPyUFLJX8;mQ4iVWkOM4cxWY*k5(vb|NIibdd;kt0X6k<+2H^743Dea7 zw99|~OC_By&j4ZptpL8U0e@M6|Jgwtpp~FiAWqQg8Gb+oz=v9Hsp0+{?&e)9!jp-*u$uyh0nsUJ2F7YOQRWoJ(Tr0(HHK16YGJ)}jp1LW`GMsfrJ zU%}GgKU@HB1B%Fa+F470ysdV6x_c`qO3UrAu~AY|2Eobh_O{MoLyEnlJ;k2v4uT`} z4Gk=e&~TguR1b#67$9Hj;prLHtNKQ`n&bDBry(1ZfadLGeJCU6! z;Av(HF393Zt_v^fIFhW$U@@?siw9*P6IlZ{lC!%bP$5X)$C+XW!1N^pk7=TBAp0AN zi#tV{cH14SZ|~#*P}sXTgYhobWJi#pJJ}5kb8&X3xRLCgDf1pq2MW`Mq7W8ZM7Zf6 zw4WDffO)N_?`8#~xH-~k{8U5D{3o&$i9X4bY)y2f0(Aca{emjJ-N>#kZWKC_7LBli zjX+h@Ly^8p8VSnELeEogirmPa>_v8yhIzQT0c|A>NXP?dyhXa&Odpu9(LR3bySRW_ zsE69Wt&Lu<8L7HUC;Xea=j7f46;KbYqmVw?TaDmnUmVpbz4O$E00j&e^g7`q|LHwW%AOS$^f}l;n6(Nu?2n^Z` z5&>-iZ3T&f#6aSpZ2*k~ND?Fk+76Ni&Sd~AxC0~yk_Rb(b^?v11lk2s2C0BlfqT0F zajJtfK$;*32nswg7YGJW!a)e&3<;c}Kxp8M7lZ*}LE6A~90(75CxD0`9gr?a52Oz= z02zXeK*k^wpcDvX3feQj<;LM@s{+9w5cR--=(KrhJ^6z`>6_6Eq^9ZZ$t}HQ9M(sl?Ox z2_z@7hM}{Avx}Frn(UlwKuxlNkwJr=HlTBb|hJn9o0o<>?09)HtM}8 zi~x7)IoNgD5~_>X(=6bW@eu*rJG**N^eF&*b&;9MMZgpvSKupB2L;vlaB?EK`G|mR z0Q0FXve{{>D_S@MST|d^Pv4ZWqc}N=&```$=-at?>5$wgfUS0MrYgI-2*u5VEJ6hj zz@oTVNdv=#6BsB!WxW7Bh2&;SrYv$p_Rk!q#s}YN+d2z|j@hDRmg1{JcC&GDb0Rqd zW55E2i{4y{6OsfBU4W9!vGahiXP$G>n@e$mlPLf%vNd?xV7mWiv+&L|4>eh;B20U@L0FPT-7hGvA?LJ=}W;I|2sR$TsXK!sycAl#Zbby>luJaXhc7U~}=_ZD#1q|-4 zWI(;hz{4-5od6dZCpUo8O!ojts1Cs_&5T&)cMsq(=2s2)1Fq!RYUeZ@RihWJSZ0dH zOr-|)Q_ja6IuY={saVI}8Sp*+R40IOrq1cIv-18o)xjKHtQ_3`R2?9und+v>&aZ7+ z*QSiq;-(7W=H}w&4kkHUgN;dU&Oo048gVh*^meDvnjBAdcPH7BarV?p(+zIn?c{Fj zE(;WrnL3-r^xM&zp#sp7I9}03{uWY5$t4 z4O1TWzXL>Zvm(!LuqkG6Y%KG1d773EjMfyxed-FCHY4rAZzauShk&0mW7Zb>JHN}$OtTjH z76AE@rKVU<8?S}Dff+I2V>r3mPfsy{F?aSu^EQABbfthRw6SR+#~JSoZ4XSWf%&}; z80t)N^l`TbjMp5FOP2a0Zz_)8>}HWtPv-ERTk5auX2mx5(HF3rE%ir!P-{=B>t{VB zuUV2Q#&h5;Uh0pGaV}n99NClX_`8*9aOW^yq|_g|>d+jq*&!JyKK+@)mA=$efu)-t zX%95_LWWeTIZWr40`Ab*(Rp_?^D^H)(gZtaaQ#!Sv!o8rG#_gw{6Za5X*5$EdZ8K{ z0P!amo7qw{?0RHJGRYknJ(lWFKxYE{e`_$#-We!GBb$3wb!p<=XjaF znbDuoGnZc$a|Kl}#@WVYZmZHWrhcbquCOfTJ5>PzI=KL`I55t|*4~QNfOJx#XTEb; z%oXXF(=nwz1wC`cWieL*#6maWqA{HNm!7%OvY77zkn7<8Ch`R`-?c2}%Bo->#BEKU zRo%IGf1lGMS6&u#6;&|QjZ6ZgrUExqlk&Uk&-UVl+M=>7=5jk!snKL0u?)V>WY7-^#^}{0DK+AB(!SvSa`i2uOkT?Z{-xte9xHsezp7TT3@C zO+2)KFO7EQy8E9!hrdsG|MbX~wm{#W@#bdcx--R>=wvg6W@b*mJJ^i5qxyLBi_A9E z!v00q;I!w4>%qX*Wa>I5HQY0$a8r#uZzc(N7%tA%K!AKku?+WaDFll+dek88 zOq)?1JpjYh8Y>-;B^q#MrZ~^I&q{uJop;{7r8@i!pLxR^9iQ2Ii^{~?)e*1&?dX81eoxD=vkYFS_jd3rrsc7C(X zUYBupw3!8|LtUAkt%Igj)Dal)C4k8(O%?wRexcO^6k|^Gd@0!TQMv-nL0xB;nQI8A zKvLC=I)z$b5$VmTwp!{s*^A}zg71Cd7UseOkcsNhBA7Be-x`E-$g;^wjSEc_FAhvG5wVdYCPtSvw zuhR>F{0rM4W9h9xgW#{Gstmn7`Ub-WRHg?b%&gHewzd>W==wRVCXT+s> zV7AmgzkJCoW~!D4XQo2|qNVFl6niJY_B$=?R8xHa6Vv4FO7*JdMxf_Ir9Jjy4%rmx zOzY{m0EsEHLR#3P)MTgE=hbB0rZQQka|bl&5=Ug$nthu9@*Akff}E@6Q%q-LyHGFe0jNFP}&SwsS$p(TsR0Ow03i|hvO(UL`^XVOL10O=x9Q|TgW zfOHY5sdN!wd+(Wa5vi$kku^)Ci||pCMd(xio)%OxstSQX)IrHcS!{2xgX0n$Qt zN$*gRmQyy6Q&d${Qr)5O=fn^IC|y#>bkYgN8OX07IRY7H)*4GPom=R?HJfCqoR7sa zO6GRP+02va{zq+^U506Lq>N+>|>qUESQ2kiXURd$DBM$sse(G$#?{ZJ4Y$l?h)zn871B{MIbV6JH9&FiO|d(nmUS&xvWjZ;&uzvP50 zj%|+CFA0lQ3w0Jb4;5AI|9MWx;y~u8=aN9?_k zBJ&#OKS>IiR+NRYyoF=lVgt;agtYl{2Eb?ezmW?<8{>h<_W#Zd5ITUg)DQqKZBSh3 zwo#viW_SS;LC0eD&L4R!p29JY+2Te1$aRtYjd?5=x&KFgIyC=ib{0D4Vd-xIoc<)W zxd|KdK+U}|hXb86LO&$ZI>cW_Luya?zn#B9llX6O|HDPECDt7NleCR#JGxjCEFAf% z^DFAGKiAs@hUHm}T4Htug#YN1HE5EUy|t{x-gyZb^epDC=q~K&w2FSGUC`72r z{Qhk+1wEgCoi{hUrolG#jHotI8nV%}~Th(WxjsHus36=`AP30C$3uxi`++0_TKIdS1MzyTmg1Mou zC2#=#1kFDE8O9&nktI_KmeS2dG6iOpbCG*X2STUbET4@o)A5+Sz6>$U<`XQZMHX~Z zi{)eyECU5?ZEiUr7PiOC`W$68jezPe&VF0CIycK<=@q(VV4fSQ`LhNs80#$lP0qkF zApH|D&IdIkLZDN~(wyxDITrxMeLtSfVo|MJ}4>@*FPi(EJGr5>imaow2ZWX z|K9rlo(=F{S^t8rz1$>#|6UNwTKiuHgn!aA=8IycX8?*c)ieI>lK(O=POtg@6W3ws zm40e<%UjzA)}d!VVBl=tjvN-i3&;nk&Ns#xc>NT3rv})fX35=bIH#!f5Gahkfu1RK zH=8AkuA?tH9Wkb(s47IjBx2YXmNRHF! zfaG9=GszNo7oNk0J(9rHuHy`+Y6L=b+1*V<}@PmL;ndv|DB^F_? z=iy8QUI^pZBCF#J^`N)_-(~f!-0WQ`?y@uYEGSlvf0WDg#wl~eZ{_M}ZDUWraZ2kc z{TtL>iKvGlaLj8l8p-mSY^L-w+H5_2Mb;ipu0X8M-i5B&nhAG3qN(sc+WSU<+qk7qB$2Vbjz=K_NK- z8%WuMrCq_Z+e1xl4h3uy1*T4Ooo%gV{#w&Lh7QS%{>e<-Db!2Aya?Ey%EMh62)}Yn z`AEP83+e^{6o4O<&zutYc@#P%D+jW*Gyw*mcX@imo4vfG*%n_$bIml;KQOU&fH&-_ zM5iT>Kaj$gwEZ&_G=2E9?Vm2Zj4rXDmjdgyPIR!ot;&A9WG|g6zdTUXqRW89O)qe& zgFauhq2p!=Qa~~4!M|AX z$&-Qojp(FBH0;gV0hFa4o0gRxH^IsKu8D3Mjb@JPUk>nSpM0+eSKY z=9{-|6a$ovdWh01-2&Pfq!@jKg%LteA44Qq;Gp^j7Wz;l1l+n4wr+ z`%M>KMiVaZXaBzU-~xY^M)FrFEHF+K64}`na9`-;@bb;IpG$VHS(@cZf>wMPvRE+g zQ6pP)&_1xe<5+Usn<~FdShG9V{84!qLIR@3bdX-}mEONJBx?C(LZW8yPbHN75z+#U z@w9UVrh4?laWvfi){-+I8p-m2&6HjSwgn323A}u_2)J+Nf;men*euO5(alt`40sDf zM|)*pX~VIgv(ZRqz%5O=VD4n1k23&_mlcqyNT)%WKd&ED0PGy~0MpyMxn#?e$Q+7g z2xY;b24rf{;oH!V_-)BSjaqzpxPX$&z_UOAe~ta{6ySTh0kKh!1v7(1sAtg59oS%c z2&lorQEhIKrN=%T$(=%tO~LKmIE+>I0-NwU?sc7>a=PzbFoW9*^zPZ6mS+Z54mlYG z;PPx(9P)XNH-9CJl6S6ZAjCt!XNI%&-*rK8P4-Jf~(vvntR^XC5thoS%C literal 0 HcmV?d00001 diff --git a/projects/eval_gray_counter/fifo_ctrl_pkg.vhd b/projects/eval_gray_counter/fifo_ctrl_pkg.vhd new file mode 100644 index 0000000..92ddc96 --- /dev/null +++ b/projects/eval_gray_counter/fifo_ctrl_pkg.vhd @@ -0,0 +1,43 @@ +LIBRARY IEEE; +USE IEEE.STD_LOGIC_1164.ALL; +USE IEEE.NUMERIC_STD.ALL; + +package fifo_ctrl_pkg is + + -- Constants + -- Types + + -- Functions + function bin2gray(xb : unsigned) return unsigned; + function gray2bin(xg : unsigned) return unsigned; + +end fifo_ctrl_pkg; + +package body fifo_ctrl_pkg is + + function bin2gray(xb : unsigned) return unsigned is + variable xg : unsigned(xb'left downto xb'right); + begin + + xg(xg'left) := xb(xb'left); + for i in 1 to xb'left loop + xg(xg'left-i) := xb(xb'left-i+1) xor xb(xb'left-i); + end loop; + + return xg; + end bin2gray; + + function gray2bin(xg : unsigned) return unsigned is + variable xb : unsigned(xg'left downto xg'right); + begin + + xb(xb'left) := xg(xg'left); + for i in 1 to xg'left loop + xb(xb'left-i) := xb(xb'left-i+1) xor xg(xg'left-i); + end loop; + + return xb; + end gray2bin; + +end fifo_ctrl_pkg; + diff --git a/projects/eval_gray_counter/top.lso b/projects/eval_gray_counter/top.lso new file mode 100644 index 0000000..22de730 --- /dev/null +++ b/projects/eval_gray_counter/top.lso @@ -0,0 +1 @@ +work diff --git a/projects/eval_gray_counter/top.prj b/projects/eval_gray_counter/top.prj new file mode 100644 index 0000000..895757f --- /dev/null +++ b/projects/eval_gray_counter/top.prj @@ -0,0 +1,3 @@ +vhdl work "fifo_ctrl_pkg.vhd" +vhdl work "../../lib/FIFO/src/gray_counter.vhd" +vhdl work "top.vhd" diff --git a/projects/eval_gray_counter/top.vhd b/projects/eval_gray_counter/top.vhd new file mode 100644 index 0000000..f08b55f --- /dev/null +++ b/projects/eval_gray_counter/top.vhd @@ -0,0 +1,60 @@ +---------------------------------------------------------------------------------- +-- Company: +-- Engineer: +-- +-- Create Date: 15:55:59 09/18/2007 +-- Design Name: +-- Module Name: top - Behavioral +-- Project Name: +-- Target Devices: +-- Tool versions: +-- Description: +-- +-- Dependencies: +-- +-- Revision: +-- Revision 0.01 - File Created +-- Additional Comments: +-- +---------------------------------------------------------------------------------- +library IEEE; +USE IEEE.STD_LOGIC_1164.ALL; +USE IEEE.NUMERIC_STD.ALL; + +---- Uncomment the following library declaration if instantiating +---- any Xilinx primitives in this code. +--library UNISIM; +--use UNISIM.VComponents.all; + +LIBRARY WORK; +USE WORK.FIFO_CTRL_PKG.ALL; + +entity top is + Port ( rst : in STD_LOGIC; + clk : in STD_LOGIC; + ce : in STD_LOGIC; + gcnt : out unsigned (13 downto 0); + bcnt : out unsigned (13 downto 0); + gnxt : out unsigned (13 downto 0); + bnxt : out unsigned (13 downto 0) + ); +end top; + +architecture Behavioral of top is + +begin + +inst_gray_counter : entity work.gray_counter + generic map (width => 14) + port map ( + rst => rst, + clk => clk, + ce => ce, + bcnt => bcnt, + bnxt => bnxt, + gcnt => gcnt, + gnxt => gnxt + ); + +end Behavioral; + diff --git a/projects/eval_gray_counter/top.xst b/projects/eval_gray_counter/top.xst new file mode 100644 index 0000000..a9f68e0 --- /dev/null +++ b/projects/eval_gray_counter/top.xst @@ -0,0 +1,59 @@ +set -tmpdir "./xst/projnav.tmp" +set -xsthdpdir "./xst" +run +-ifn top.prj +-ifmt mixed +-ofn top +-ofmt NGC +-p xc4vsx35-10-ff668 +-top top +-opt_mode Speed +-opt_level 1 +-power NO +-iuc NO +-lso top.lso +-keep_hierarchy NO +-rtlview Yes +-glob_opt AllClockNets +-read_cores YES +-write_timing_constraints NO +-cross_clock_analysis NO +-hierarchy_separator / +-bus_delimiter <> +-case maintain +-slice_utilization_ratio 100 +-bram_utilization_ratio 100 +-dsp_utilization_ratio 100 +-verilog2001 YES +-fsm_extract YES -fsm_encoding Auto +-safe_implementation No +-fsm_style lut +-ram_extract Yes +-ram_style Auto +-rom_extract Yes +-mux_style Auto +-decoder_extract YES +-priority_extract YES +-shreg_extract YES +-shift_extract YES +-xor_collapse YES +-rom_style Auto +-auto_bram_packing NO +-mux_extract YES +-resource_sharing YES +-async_to_sync NO +-use_dsp48 auto +-iobuf YES +-max_fanout 500 +-bufg 32 +-bufr 24 +-register_duplication YES +-register_balancing No +-slice_packing YES +-optimize_primitives NO +-use_clock_enable Auto +-use_sync_set Auto +-use_sync_reset Auto +-iob auto +-equivalent_register_removal YES +-slice_utilization_ratio_maxmargin 5 diff --git a/projects/eval_gray_counter/top_vhdl.prj b/projects/eval_gray_counter/top_vhdl.prj new file mode 100644 index 0000000..e07a599 --- /dev/null +++ b/projects/eval_gray_counter/top_vhdl.prj @@ -0,0 +1,3 @@ +vhdl work "W:\vhdl\projects\eval_gray_counter\fifo_ctrl_pkg.vhd" +vhdl work "W:\vhdl\lib\FIFO\src\gray_counter.vhd" +vhdl work "W:\vhdl\projects\eval_gray_counter\top.vhd" diff --git a/projects/eval_sync/ise/d_ff.prj b/projects/eval_sync/ise/d_ff.prj new file mode 100644 index 0000000..c8b4d51 --- /dev/null +++ b/projects/eval_sync/ise/d_ff.prj @@ -0,0 +1 @@ +vhdl work "d_ff.vhd" diff --git a/projects/eval_sync/ise/eval_sync.ise b/projects/eval_sync/ise/eval_sync.ise new file mode 100644 index 0000000000000000000000000000000000000000..129efb5c45016b8951763c93c8254edc21df00ca GIT binary patch literal 4578 zcmbW5PiP}m9LE=3s|?#iWnC?<@>~#hu}w1lleEX!yryX+k zQV=g99=zzmgMaoYs0e#f5U=(o9>hfuJS>7NC?c}pp|JRSGm}a7O(uPI;L-NY_xpRF z_y0Go?mc*3I5+K?he}P8pWjtfxrQ|@T}_l;WTh>u*R#wSj;C2i)v;bBEw9oX7@ekP zIWxQgSPd6Tidx&}0Gp5=7+#04U|)WkT}S~CEl>Jjafd@XuaP5nt7{O`D-+jkc8J{f z?7p{cbcvu1dv3=~2jNrxAA&2KHewUaOdYWg-uP_k3INd(0}CA?Scn8L9&vo6w*PA? z_%RdaF}BYwyQ{YikC}sSzgBLgK}yTzBn#g-g$-~F)Z=VJdcS9z9o?`Px^F7K^hFTU z60EL?(H)!k_#!7_5^EpWIFyD__qCMWq}_3+#0Cnl?l9_CGJa_Z-M*d19KJ z4+sKt@WkfMBvXzoawGd@;@pJ}KB_>>0d|S)x!Gy05Z!1qqb1jmKhA)bmZuUuoN!?i zXT&?`8(p2j`w)Nk+bq1m!;R<5&xWT@!+UG@csK(u^zh;Zat^%MF0h;I75v2yi*t#) zfXexxK*_-qJHh`)e()^2=wjZATr1}#W?_IUdg%G1X%h!%Qi!n6$rt^#QzI#AUac$3 zd5HzOdh_3lGT3RMOJX+AM3@jt*V^qAY*IfPcp+b_lqyAKNfcK$a=FZAHUl{U88o|^ zdt|l_HP5m~;-X{qZ9(1(wPJR2J(fQ#{Ho4fc>q!qD5np2NR$zF3)^T1f{8*pjkX-p z^oWiQj!-zhD9ZoPfH+7@QAjZ(6mUb8s}gQtsVo=j5?1%C80{1!`dSp?@6=KmBj3D2 z&B}g7-N6bZjIu1D>xzo5Ho%>35Xb0Rooh7As&Job9AV9mP%77@JY>SCZ0V%y8a?V+ z7nD)`Sf8c(BCg z`rX~mm(jp*JThDZ-AYDKAZA^vE66+0#<5a?WtH-RC2H62a0!|nw$=vjaFx#fIu$`( zB=UP%-7BJYJDc4AMUE< znuI;1KEGh+67R*(!FNstVveIKb}xEOVs;FZ%>nQH_2a$7lRfhA!Hwh`c(Ihrb6PCg z-ADcw5>qZ;&xr-0&x8cqi8+n`cxm~SWF)HRL;@)XQtT6GaA?B^7MlsaTQGi3`~(_V z_`pIn2U~1`4dBR{0(bKA@a;{;SHC&aI s5?n6(S_9V 2.5 ns) + PORT MAP( + rst => rst, + clk => clk, + din => d_i(i-1), + dout => d_i(i) + ); + +end generate; + +end Behavioral; diff --git a/projects/eval_sync/src/tb_eval_synch.vhd b/projects/eval_sync/src/tb_eval_synch.vhd new file mode 100644 index 0000000..787eb5d --- /dev/null +++ b/projects/eval_sync/src/tb_eval_synch.vhd @@ -0,0 +1,106 @@ + +-------------------------------------------------------------------------------- +-- Company: +-- Engineer: +-- +-- Create Date: 13:42:54 10/08/2005 +-- Design Name: eval_synch_top +-- Module Name: tb_eval_synch.vhd +-- Project Name: eval_sync +-- Target Device: +-- Tool versions: +-- Description: +-- +-- VHDL Test Bench Created by ISE for module: eval_synch_top +-- +-- Dependencies: +-- +-- Revision: +-- Revision 0.01 - File Created +-- Additional Comments: +-- +-- Notes: +-- This testbench has been automatically generated using types std_logic and +-- std_logic_vector for the ports of the unit under test. Xilinx recommends +-- that these types always be used for the top-level I/O of a design in order +-- to guarantee that the testbench will bind correctly to the post-implementation +-- simulation model. +-------------------------------------------------------------------------------- +LIBRARY ieee; +USE ieee.std_logic_1164.ALL; +USE ieee.std_logic_unsigned.all; +USE ieee.numeric_std.ALL; + +ENTITY tb_eval_synch_vhd IS +END tb_eval_synch_vhd; + +ARCHITECTURE behavior OF tb_eval_synch_vhd IS + + -- Component Declaration for the Unit Under Test (UUT) + COMPONENT eval_synch_top + PORT( + rst : IN std_logic; + clk : IN std_logic; + din : IN std_logic; + dout : OUT std_logic_vector(0 to 7) + ); + END COMPONENT; + + --Constants + constant PERIOD : time := 10 ns; + + --Inputs + SIGNAL rst : std_logic := '1'; + SIGNAL clk : std_logic := '0'; + SIGNAL din : std_logic := '0'; + + --Outputs + SIGNAL dout : std_logic_vector(0 to 7); + +BEGIN + + -- Instantiate the Unit Under Test (UUT) + uut: eval_synch_top PORT MAP( + rst => rst, + clk => clk, + din => din, + dout => dout + ); + + tb_clk : PROCESS + BEGIN + clk <= not clk; + wait for PERIOD/2; + END PROCESS; + + tb : PROCESS + BEGIN + + -- Wait 100 ns for global reset to finish + wait for 2*PERIOD; + rst <= '0'; + + wait for 1.0*PERIOD + 0 ns; + din <= '1'; + + wait for PERIOD; + din <= '0'; + + wait for PERIOD; + din <= '1'; + + wait for PERIOD; + din <= '1'; + + wait for PERIOD; + din <= '0'; + + -- Wait 100 ns for global reset to finish + wait for 100 ns; + + -- Place stimulus here + + wait; -- will wait forever + END PROCESS; + +END; diff --git a/projects/eval_timingconstraint/main_top.lso b/projects/eval_timingconstraint/main_top.lso new file mode 100644 index 0000000..22de730 --- /dev/null +++ b/projects/eval_timingconstraint/main_top.lso @@ -0,0 +1 @@ +work diff --git a/projects/eval_timingconstraint/main_top.prj b/projects/eval_timingconstraint/main_top.prj new file mode 100644 index 0000000..b52eb62 --- /dev/null +++ b/projects/eval_timingconstraint/main_top.prj @@ -0,0 +1 @@ +vhdl work main_top.vhdl diff --git a/projects/eval_timingconstraint/main_top.ucf b/projects/eval_timingconstraint/main_top.ucf new file mode 100644 index 0000000..a21fd58 --- /dev/null +++ b/projects/eval_timingconstraint/main_top.ucf @@ -0,0 +1,8 @@ +INST "clki" TNM = "TNM_clk"; +NET "clki" PERIOD = 20 ns LOW 50 %; + +INST "di" TNM = "testgrp_in"; +INST "do" TNM = "testgrp_out"; +TIMEGRP "testgrp_in" OFFSET = IN 10 ns BEFORE "clki" ; +TIMEGRP "testgrp_out" OFFSET = OUT 25 ns AFTER "clki" ; +#OFFSET = OUT 2 ns BEFORE "clk" TIMEGRP "TNM_clk" ; diff --git a/projects/eval_timingconstraint/main_top.vhdl b/projects/eval_timingconstraint/main_top.vhdl new file mode 100644 index 0000000..9e0e987 --- /dev/null +++ b/projects/eval_timingconstraint/main_top.vhdl @@ -0,0 +1,92 @@ +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.STD_LOGIC_ARITH.ALL; +use IEEE.STD_LOGIC_UNSIGNED.ALL; + +-- Uncomment the following lines to use the declarations that are +-- provided for instantiating Xilinx primitive components. +--library UNISIM; +--use UNISIM.VComponents.all; + +entity main_top is + Port ( res : in std_logic; + clki : in std_logic; + clko : out std_logic; + di : in std_logic; + do : out std_logic); +end main_top; + +architecture Behavioral of main_top is + +type state_type is (idle, active, release); +signal state, nextstate : state_type; +signal clk : std_logic; +shared variable test : std_logic; + + component BUFG + port (I: in std_logic; O: out std_logic); + end component; + +--**Insert the following after the 'begin' keyword** + + +begin +--U1: BUFG port map (I => clki, O => clk); + +clk <= clki; + +process (res, clk, di, state) +begin + if (res = '1') then + clko <= '0'; + else + clko <= '1'; + case state is + + when idle => + if (di = '1') then + nextstate <= active; + else + nextstate <= idle; + end if; + + when active => + if (di = '1') then + nextstate <= active; + else + nextstate <= idle; + end if; + + when release => + nextstate <= idle; + + end case; + end if; +end process; + +process (res, clk, state) +begin + if (res = '1') then + do <= '0'; + else + + do <= '0'; + case state is + when active => + do <= '1'; + + when others => + end case; + end if; +end process; + +process (res, clk) +begin + if (res = '1') then + state <= idle; + elsif clk'event and clk = '1' then + state <= nextstate; + end if; +end process; + +end Behavioral; diff --git a/projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.fdo b/projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.fdo new file mode 100644 index 0000000..95a997d --- /dev/null +++ b/projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.fdo @@ -0,0 +1,13 @@ +## NOTE: Do not edit this file. +## Autogenerated by ProjNav (creatfdo.tcl) on Tue Jun 08 23:46:14 Westeuropäische Sommerzeit 2004 +## +vlib work +vcom -93 -explicit main_top.vhdl +vcom -93 -explicit main_top_tb.vhd +vsim -t 1ps -lib work main_top_main_top_tb_vhd_tb +do main_top_main_top_tb_vhd_tb.udo +view wave +add wave * +view structure +view signals +run 1000ns diff --git a/projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.tdo b/projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.tdo new file mode 100644 index 0000000..042d91d --- /dev/null +++ b/projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.tdo @@ -0,0 +1,15 @@ +## NOTE: Do not edit this file. +## Auto generated by Project Navigator for VHDL Post-PAR Simulation +## +vlib work +## Compile Post-PAR Model for Module main_top +vcom -87 -explicit main_top_timesim.vhd +vcom -93 -explicit main_top_tb.vhd +vsim -t 1ps -sdfmax /UUT=main_top_timesim.sdf -lib work main_top_main_top_tb_vhd_tb +do main_top_main_top_tb_vhd_tb.udo +view wave +add wave * +view structure +view signals +run 1000ns +## End diff --git a/projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.udo b/projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.udo new file mode 100644 index 0000000..9d670db --- /dev/null +++ b/projects/eval_timingconstraint/main_top_main_top_tb_vhd_tb.udo @@ -0,0 +1,4 @@ +-- ProjNav VHDL simulation template: main_top_main_top_tb_vhd_tb.udo +-- You may edit this file after the line that starts with +-- '-- START' to customize your simulation +-- START user-defined simulation commands diff --git a/projects/eval_timingconstraint/main_top_tb.vhd b/projects/eval_timingconstraint/main_top_tb.vhd new file mode 100644 index 0000000..225031a --- /dev/null +++ b/projects/eval_timingconstraint/main_top_tb.vhd @@ -0,0 +1,74 @@ + +-- VHDL Test Bench Created from source file main_top.vhd -- 22:41:27 06/08/2004 +-- +-- Notes: +-- This testbench has been automatically generated using types std_logic and +-- std_logic_vector for the ports of the unit under test. Xilinx recommends +-- that these types always be used for the top-level I/O of a design in order +-- to guarantee that the testbench will bind correctly to the post-implementation +-- simulation model. +-- +LIBRARY ieee; +USE ieee.std_logic_1164.ALL; +USE ieee.numeric_std.ALL; + +ENTITY main_top_main_top_tb_vhd_tb IS +END main_top_main_top_tb_vhd_tb; + +ARCHITECTURE behavior OF main_top_main_top_tb_vhd_tb IS + + COMPONENT main_top + PORT( + res : IN std_logic; + clki : IN std_logic; + di : IN std_logic; + clko : OUT std_logic; + do : OUT std_logic + ); + END COMPONENT; + + constant ClockPeriod : Time := 20 ns; + SIGNAL res : std_logic := '1'; + SIGNAL clki : std_logic; + SIGNAL clko : std_logic; + SIGNAL di : std_logic := '0'; + SIGNAL do : std_logic; + +BEGIN + + uut: main_top PORT MAP( + res => res, + clki => clki, + clko => clko, + di => di, + do => do + ); + + clkgen: process + begin + clki <= '1'; + loop + wait for (ClockPeriod / 2); + clki <= not clki; + end loop; + end process; + +-- *** Test Bench - User Defined Section *** + tb : PROCESS + BEGIN + res <= '1'; + + wait for 5*ClockPeriod; + res <= '0'; + + wait for 5*ClockPeriod; + di <= '1'; + + wait for 14.5*ClockPeriod; + di <= '0'; + + wait; -- will wait forever + END PROCESS; +-- *** End Test Bench - User Defined Section *** + +END; diff --git a/projects/eval_timingconstraint/main_top_timesim.vhd b/projects/eval_timingconstraint/main_top_timesim.vhd new file mode 100644 index 0000000..d91b049 --- /dev/null +++ b/projects/eval_timingconstraint/main_top_timesim.vhd @@ -0,0 +1,432 @@ +-- Xilinx Vhdl netlist produced by netgen application (version G.30) +-- Command : -intstyle ise -s 6 -pcf main_top.pcf -ngm main_top.ngm -rpw 100 -tpw 0 -ar Structure -xon true -w -ofmt vhdl -sim main_top.ncd main_top_timesim.vhd +-- Input file : main_top.ncd +-- Output file : main_top_timesim.vhd +-- Design name : main_top +-- # of Entities : 1 +-- Xilinx : D:/Xilinx +-- Device : 2v250cs144-6 (PRODUCTION 1.118 2004-03-12, STEPPING 1) + +-- This vhdl netlist is a simulation model and uses simulation +-- primitives which may not represent the true implementation of the +-- device, however the netlist is functionally correct and should not +-- be modified. This file cannot be synthesized and should only be used +-- with supported simulation tools. + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library SIMPRIM; +use SIMPRIM.VCOMPONENTS.ALL; +use SIMPRIM.VPACKAGE.ALL; + +entity main_top is + port ( + clko : out STD_LOGIC; + do : out STD_LOGIC; + res : in STD_LOGIC := 'X'; + clki : in STD_LOGIC := 'X'; + di : in STD_LOGIC := 'X' + ); +end main_top; + +architecture Structure of main_top is + signal di_IBUF : STD_LOGIC; + signal do_OBUF : STD_LOGIC; + signal clki_IBUFG : STD_LOGIC; + signal clko_OBUF : STD_LOGIC; + signal res_BUFGP_IBUFG : STD_LOGIC; + signal GLOBAL_LOGIC1 : STD_LOGIC; + signal res_BUFGP : STD_LOGIC; + signal GLOBAL_LOGIC1_0 : STD_LOGIC; + signal GSR : STD_LOGIC; + signal GTS : STD_LOGIC; + signal di_INBUF : STD_LOGIC; + signal do_ENABLE : STD_LOGIC; + signal do_GTS_OR_T : STD_LOGIC; + signal do_O : STD_LOGIC; + signal clki_INBUF : STD_LOGIC; + signal clko_ENABLE : STD_LOGIC; + signal clko_GTS_OR_T : STD_LOGIC; + signal clko_O : STD_LOGIC; + signal res_INBUF : STD_LOGIC; + signal U1_S_INVNOT : STD_LOGIC; + signal res_BUFGP_BUFG_S_INVNOT : STD_LOGIC; + signal nextstate_1_DXMUX : STD_LOGIC; + signal nextstate_1_F : STD_LOGIC; + signal nextstate_1_DYMUX : STD_LOGIC; + signal nextstate_1_G : STD_LOGIC; + signal nextstate_1_CLKINV : STD_LOGIC; + signal state_1_DXMUX : STD_LOGIC; + signal state_1_DYMUX : STD_LOGIC; + signal state_1_SRFFMUX : STD_LOGIC; + signal state_1_CLKINV : STD_LOGIC; + signal do_OBUF_G : STD_LOGIC; + signal nextstate_1_FFY_SET : STD_LOGIC; + signal nextstate_1_FFX_RST : STD_LOGIC; + signal state_1_FFY_SET : STD_LOGIC; + signal state_1_FFX_RST : STD_LOGIC; + signal GND : STD_LOGIC; + signal VCC : STD_LOGIC; + signal NlwInverterSignal_nextstate_0_CLK : STD_LOGIC; + signal NlwInverterSignal_nextstate_1_CLK : STD_LOGIC; + signal state : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal Q_n0003 : STD_LOGIC_VECTOR ( 1 downto 0 ); + signal nextstate : STD_LOGIC_VECTOR ( 1 downto 0 ); +begin + di_IBUF_0 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => di, + O => di_INBUF + ); + do_OBUF_1 : X_TRI_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => do_O, + CTL => do_ENABLE, + O => do + ); + do_ENABLEINV : X_INV + port map ( + I => do_GTS_OR_T, + O => do_ENABLE + ); + do_GTS_OR_T_2 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => GTS, + O => do_GTS_OR_T + ); + clki_IBUFG_3 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => clki, + O => clki_INBUF + ); + clko_OBUF_4 : X_TRI_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => clko_O, + CTL => clko_ENABLE, + O => clko + ); + clko_ENABLEINV : X_INV + port map ( + I => clko_GTS_OR_T, + O => clko_ENABLE + ); + clko_GTS_OR_T_5 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => GTS, + O => clko_GTS_OR_T + ); + res_BUFGP_IBUFG_6 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => res, + O => res_INBUF + ); + U1 : X_BUFGMUX + port map ( + I0 => clki_IBUFG, + I1 => GND, + S => U1_S_INVNOT, + O => clko_OBUF, + GSR => GSR + ); + U1_SINV : X_INV + port map ( + I => GLOBAL_LOGIC1, + O => U1_S_INVNOT + ); + res_BUFGP_BUFG : X_BUFGMUX + port map ( + I0 => res_BUFGP_IBUFG, + I1 => GND, + S => res_BUFGP_BUFG_S_INVNOT, + O => res_BUFGP, + GSR => GSR + ); + res_BUFGP_BUFG_SINV : X_INV + port map ( + I => GLOBAL_LOGIC1_0, + O => res_BUFGP_BUFG_S_INVNOT + ); + nextstate_1_DXMUX_7 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => Q_n0003(1), + O => nextstate_1_DXMUX + ); + nextstate_1_XUSED : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => nextstate_1_F, + O => Q_n0003(1) + ); + nextstate_1_DYMUX_8 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => Q_n0003(0), + O => nextstate_1_DYMUX + ); + nextstate_1_YUSED : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => nextstate_1_G, + O => Q_n0003(0) + ); + nextstate_1_CLKINV_9 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => res_BUFGP, + O => nextstate_1_CLKINV + ); + state_1_DXMUX_10 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => nextstate(1), + O => state_1_DXMUX + ); + state_1_DYMUX_11 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => nextstate(0), + O => state_1_DYMUX + ); + state_1_SRFFMUX_12 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => res_BUFGP, + O => state_1_SRFFMUX + ); + state_1_CLKINV_13 : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => clko_OBUF, + O => state_1_CLKINV + ); + do_OBUF_YUSED : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => do_OBUF_G, + O => do_OBUF + ); + Q_n0003_0_1 : X_LUT4 + generic map( + INIT => X"5544" + ) + port map ( + ADR0 => di_IBUF, + ADR1 => state(1), + ADR2 => VCC, + ADR3 => state(0), + O => nextstate_1_G + ); + nextstate_0 : X_LATCHE + generic map( + INIT => '1' + ) + port map ( + I => nextstate_1_DYMUX, + GE => VCC, + CLK => NlwInverterSignal_nextstate_0_CLK, + SET => nextstate_1_FFY_SET, + RST => GND, + O => nextstate(0) + ); + nextstate_1_FFY_SETOR : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => GSR, + O => nextstate_1_FFY_SET + ); + Q_n0003_1_1 : X_LUT4 + generic map( + INIT => X"AA88" + ) + port map ( + ADR0 => di_IBUF, + ADR1 => state(1), + ADR2 => VCC, + ADR3 => state(0), + O => nextstate_1_F + ); + nextstate_1 : X_LATCHE + generic map( + INIT => '0' + ) + port map ( + I => nextstate_1_DXMUX, + GE => VCC, + CLK => NlwInverterSignal_nextstate_1_CLK, + SET => GND, + RST => nextstate_1_FFX_RST, + O => nextstate(1) + ); + nextstate_1_FFX_RSTOR : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => GSR, + O => nextstate_1_FFX_RST + ); + state_0 : X_FF + generic map( + INIT => '1' + ) + port map ( + I => state_1_DYMUX, + CE => VCC, + CLK => state_1_CLKINV, + SET => state_1_FFY_SET, + RST => GND, + O => state(0) + ); + state_1_FFY_SETOR : X_OR2 + port map ( + I0 => GSR, + I1 => state_1_SRFFMUX, + O => state_1_FFY_SET + ); + Q_n00061 : X_LUT4 + generic map( + INIT => X"4444" + ) + port map ( + ADR0 => res_BUFGP, + ADR1 => state(1), + ADR2 => VCC, + ADR3 => VCC, + O => do_OBUF_G + ); + state_1 : X_FF + generic map( + INIT => '0' + ) + port map ( + I => state_1_DXMUX, + CE => VCC, + CLK => state_1_CLKINV, + SET => GND, + RST => state_1_FFX_RST, + O => state(1) + ); + state_1_FFX_RSTOR : X_OR2 + port map ( + I0 => state_1_SRFFMUX, + I1 => GSR, + O => state_1_FFX_RST + ); + PWR_VCC_0_LOGICAL_ONE : X_ONE + port map ( + O => GLOBAL_LOGIC1 + ); + PWR_VCC_1_LOGICAL_ONE : X_ONE + port map ( + O => GLOBAL_LOGIC1_0 + ); + di_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => di_INBUF, + O => di_IBUF + ); + do_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => do_OBUF, + O => do_O + ); + clki_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => clki_INBUF, + O => clki_IBUFG + ); + clko_OUTPUT_OFF_OMUX : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => clko_OBUF, + O => clko_O + ); + res_IFF_IMUX : X_BUF_PP + generic map( + PATHPULSE => 605 ps + ) + port map ( + I => res_INBUF, + O => res_BUFGP_IBUFG + ); + NlwBlock_main_top_GND : X_ZERO + port map ( + O => GND + ); + NlwBlock_main_top_VCC : X_ONE + port map ( + O => VCC + ); + NlwInverterBlock_nextstate_0_CLK : X_INV + port map ( + I => nextstate_1_CLKINV, + O => NlwInverterSignal_nextstate_0_CLK + ); + NlwInverterBlock_nextstate_1_CLK : X_INV + port map ( + I => nextstate_1_CLKINV, + O => NlwInverterSignal_nextstate_1_CLK + ); + NlwBlockROC : X_ROC + generic map (ROC_WIDTH => 100 ns) + port map (O => GSR); + NlwBlockTOC : X_TOC + port map (O => GTS); + +end Structure; + diff --git a/projects/eval_timingconstraint/main_top_vhdl.prj b/projects/eval_timingconstraint/main_top_vhdl.prj new file mode 100644 index 0000000..bdb3bfc --- /dev/null +++ b/projects/eval_timingconstraint/main_top_vhdl.prj @@ -0,0 +1 @@ +work main_top.vhdl diff --git a/projects/eval_timingconstraint/pepExtractor.prj b/projects/eval_timingconstraint/pepExtractor.prj new file mode 100644 index 0000000..c104b61 --- /dev/null +++ b/projects/eval_timingconstraint/pepExtractor.prj @@ -0,0 +1 @@ +work main_top.vhdl diff --git a/projects/eval_twoclocks/eval2clk.lso b/projects/eval_twoclocks/eval2clk.lso new file mode 100644 index 0000000..22de730 --- /dev/null +++ b/projects/eval_twoclocks/eval2clk.lso @@ -0,0 +1 @@ +work diff --git a/projects/eval_twoclocks/eval2clk.prj b/projects/eval_twoclocks/eval2clk.prj new file mode 100644 index 0000000..b46a177 --- /dev/null +++ b/projects/eval_twoclocks/eval2clk.prj @@ -0,0 +1 @@ +vhdl work vconfig.vhdl diff --git a/projects/eval_twoclocks/eval2clk_tb.fdo b/projects/eval_twoclocks/eval2clk_tb.fdo new file mode 100644 index 0000000..df24188 --- /dev/null +++ b/projects/eval_twoclocks/eval2clk_tb.fdo @@ -0,0 +1,13 @@ +## NOTE: Do not edit this file. +## Autogenerated by ProjNav (creatfdo.tcl) on Wed Jun 02 00:12:48 Westeuropäische Sommerzeit 2004 +## +vlib work +vcom -93 -explicit vconfig.vhdl +vcom -93 -explicit eval2clk_tb.vhd +vsim -t 1ps -lib work eval2clk_tb +do eval2clk_tb.udo +view wave +add wave * +view structure +view signals +run 2000ns diff --git a/projects/eval_twoclocks/eval2clk_tb.tdo b/projects/eval_twoclocks/eval2clk_tb.tdo new file mode 100644 index 0000000..519eab9 --- /dev/null +++ b/projects/eval_twoclocks/eval2clk_tb.tdo @@ -0,0 +1,15 @@ +## NOTE: Do not edit this file. +## Auto generated by Project Navigator for VHDL Post-PAR Simulation +## +vlib work +## Compile Post-PAR Model for Module eval2clk +vcom -87 -explicit eval2clk_timesim.vhd +vcom -93 -explicit eval2clk_tb.vhd +vsim -t 1ps -sdfmax /UUT=eval2clk_timesim.sdf -lib work eval2clk_tb +do eval2clk_tb.udo +view wave +add wave * +view structure +view signals +run 2000ns +## End diff --git a/projects/eval_twoclocks/eval2clk_tb.udo b/projects/eval_twoclocks/eval2clk_tb.udo new file mode 100644 index 0000000..0373d6e --- /dev/null +++ b/projects/eval_twoclocks/eval2clk_tb.udo @@ -0,0 +1,4 @@ +-- ProjNav VHDL simulation template: eval2clk_tb.udo +-- You may edit this file after the line that starts with +-- '-- START' to customize your simulation +-- START user-defined simulation commands diff --git a/projects/eval_twoclocks/eval2clk_tb.vhd b/projects/eval_twoclocks/eval2clk_tb.vhd new file mode 100644 index 0000000..032b35f --- /dev/null +++ b/projects/eval_twoclocks/eval2clk_tb.vhd @@ -0,0 +1,67 @@ + +-- VHDL Test Bench Created from source file vconfig.vhd -- 20:20:01 05/01/2004 +-- +-- Notes: +-- This testbench has been automatically generated using types std_logic and +-- std_logic_vector for the ports of the unit under test. Xilinx recommends +-- that these types always be used for the top-level I/O of a design in order +-- to guarantee that the testbench will bind correctly to the post-implementation +-- simulation model. +-- +LIBRARY ieee; +USE ieee.std_logic_1164.ALL; +USE ieee.numeric_std.ALL; + +ENTITY eval2clk_tb IS +END eval2clk_tb; + +ARCHITECTURE behavior OF eval2clk_tb IS + + COMPONENT eval2clk + PORT( + RES : IN std_logic; + CLK : IN std_logic; + SCLK : INOUT std_logic; + dummy_out : INOUT std_logic + ); + END COMPONENT; + + + SIGNAL RES : std_logic := '1'; + SIGNAL CLK : std_logic := '0'; + SIGNAL SCLK : std_logic; + SIGNAL dummy_out : std_logic := '0'; + + constant ClockPeriod : Time := 16.667 ns; + +BEGIN + + uut: eval2clk PORT MAP( + RES => RES, + CLK => CLK, + SCLK => SCLK, + dummy_out => dummy_out + ); + + busclock: process + begin + CLK <= '1'; + loop + wait for (ClockPeriod / 2); + CLK <= not CLK; + end loop; + end process; + +-- *** Test Bench - User Defined Section *** + tb : PROCESS + BEGIN + + wait for 20*ClockPeriod; + RES <= '0'; + + + wait; -- will wait forever + END PROCESS; +-- *** End Test Bench - User Defined Section *** + +END; diff --git a/projects/eval_twoclocks/eval2clk_timesim.vhd b/projects/eval_twoclocks/eval2clk_timesim.vhd new file mode 100644 index 0000000..443e44d --- /dev/null +++ b/projects/eval_twoclocks/eval2clk_timesim.vhd @@ -0,0 +1,1494 @@ +-- Xilinx Vhdl netlist produced by netgen application (version G.30) +-- Command : -rpw 100 -ar Structure -xon true -w -ofmt vhdl -sim eval2clk.nga eval2clk_timesim.vhd +-- Input file : eval2clk.nga +-- Output file : eval2clk_timesim.vhd +-- Design name : eval2clk.nga +-- # of Entities : 1 +-- Xilinx : D:/Xilinx +-- Device : XC95288XL-6-TQ144 (Speed File: Version 3.0) + +-- This vhdl netlist is a simulation model and uses simulation +-- primitives which may not represent the true implementation of the +-- device, however the netlist is functionally correct and should not +-- be modified. This file cannot be synthesized and should only be used +-- with supported simulation tools. + +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +library SIMPRIM; +use SIMPRIM.VCOMPONENTS.ALL; +use SIMPRIM.VPACKAGE.ALL; + +entity eval2clk is + port ( + RES : in STD_LOGIC := 'X'; + CLK : in STD_LOGIC := 'X'; + dummy_out : out STD_LOGIC; + SCLK : out STD_LOGIC + ); +end eval2clk; + +architecture Structure of eval2clk is + signal SCLK_OBUF : STD_LOGIC; + signal FSRIO_1 : STD_LOGIC; + signal FCLKIO_0 : STD_LOGIC; + signal dummy_out_OBUF_Q : STD_LOGIC; + signal SCLK_OBUF_BUF0 : STD_LOGIC; + signal dummy_out_OBUF_Q_0 : STD_LOGIC; + signal dummy_out_OBUF_D : STD_LOGIC; + signal dummy_out_OBUF_tsimcreated_xor_Q : STD_LOGIC; + signal PRLD : STD_LOGIC; + signal dummy_out_OBUF_tsimcreated_prld_Q : STD_LOGIC; + signal dummy_out_OBUF_CLKF : STD_LOGIC; + signal Gnd : STD_LOGIC; + signal dummy_out_OBUF_CE : STD_LOGIC; + signal dummy_out_OBUF_D1 : STD_LOGIC; + signal dummy_out_OBUF_D2 : STD_LOGIC; + signal SCLK1 : STD_LOGIC; + signal SCLK1_Q : STD_LOGIC; + signal SCLK1_D : STD_LOGIC; + signal SCLK1_tsimcreated_xor_Q : STD_LOGIC; + signal SCLK1_tsimcreated_prld_Q : STD_LOGIC; + signal SCLK1_CE : STD_LOGIC; + signal SCLK1_D1 : STD_LOGIC; + signal SCLK1_D2 : STD_LOGIC; + signal count_0_Q : STD_LOGIC; + signal count_0_D : STD_LOGIC; + signal count_0_tsimcreated_xor_Q : STD_LOGIC; + signal count_0_tsimcreated_prld_Q : STD_LOGIC; + signal Vcc : STD_LOGIC; + signal count_0_D1 : STD_LOGIC; + signal count_0_D2 : STD_LOGIC; + signal count_4_Q : STD_LOGIC; + signal count_4_D : STD_LOGIC; + signal count_4_tsimcreated_xor_Q : STD_LOGIC; + signal count_4_tsimcreated_prld_Q : STD_LOGIC; + signal count_4_D1 : STD_LOGIC; + signal count_4_D2 : STD_LOGIC; + signal count_4_D2_PT_0 : STD_LOGIC; + signal count_4_D2_PT_1 : STD_LOGIC; + signal scount_0_Q : STD_LOGIC; + signal scount_0_D : STD_LOGIC; + signal scount_0_tsimcreated_xor_Q : STD_LOGIC; + signal scount_0_tsimcreated_prld_Q : STD_LOGIC; + signal scount_0_CLKF : STD_LOGIC; + signal scount_0_D1 : STD_LOGIC; + signal scount_0_D2 : STD_LOGIC; + signal scount_4_Q : STD_LOGIC; + signal scount_4_D : STD_LOGIC; + signal scount_4_tsimcreated_xor_Q : STD_LOGIC; + signal scount_4_tsimcreated_prld_Q : STD_LOGIC; + signal scount_4_CLKF : STD_LOGIC; + signal scount_4_D1 : STD_LOGIC; + signal scount_4_D2 : STD_LOGIC; + signal scount_4_D2_PT_0 : STD_LOGIC; + signal scount_4_D2_PT_1 : STD_LOGIC; + signal count_1_Q : STD_LOGIC; + signal count_1_D : STD_LOGIC; + signal count_1_tsimcreated_xor_Q : STD_LOGIC; + signal count_1_tsimcreated_prld_Q : STD_LOGIC; + signal count_1_D1 : STD_LOGIC; + signal count_1_D2 : STD_LOGIC; + signal count_1_D2_PT_0 : STD_LOGIC; + signal count_1_D2_PT_1 : STD_LOGIC; + signal count_2_Q : STD_LOGIC; + signal count_2_D : STD_LOGIC; + signal count_2_tsimcreated_xor_Q : STD_LOGIC; + signal count_2_D1 : STD_LOGIC; + signal count_2_D2 : STD_LOGIC; + signal count_3_Q : STD_LOGIC; + signal count_3_D : STD_LOGIC; + signal count_3_tsimcreated_xor_Q : STD_LOGIC; + signal count_3_tsimcreated_prld_Q : STD_LOGIC; + signal count_3_D1 : STD_LOGIC; + signal count_3_D2 : STD_LOGIC; + signal count_3_D2_PT_0 : STD_LOGIC; + signal count_3_D2_PT_1 : STD_LOGIC; + signal count_3_D2_PT_2 : STD_LOGIC; + signal scount_1_Q : STD_LOGIC; + signal scount_1_D : STD_LOGIC; + signal scount_1_tsimcreated_xor_Q : STD_LOGIC; + signal scount_1_CLKF : STD_LOGIC; + signal scount_1_D1 : STD_LOGIC; + signal scount_1_D2 : STD_LOGIC; + signal scount_2_Q : STD_LOGIC; + signal scount_2_D : STD_LOGIC; + signal scount_2_tsimcreated_xor_Q : STD_LOGIC; + signal scount_2_tsimcreated_prld_Q : STD_LOGIC; + signal scount_2_CLKF : STD_LOGIC; + signal scount_2_D1 : STD_LOGIC; + signal scount_2_D2 : STD_LOGIC; + signal scount_2_D2_PT_0 : STD_LOGIC; + signal scount_2_D2_PT_1 : STD_LOGIC; + signal scount_2_D2_PT_2 : STD_LOGIC; + signal scount_3_Q : STD_LOGIC; + signal scount_3_D : STD_LOGIC; + signal scount_3_tsimcreated_xor_Q : STD_LOGIC; + signal scount_3_tsimcreated_prld_Q : STD_LOGIC; + signal scount_3_CLKF : STD_LOGIC; + signal scount_3_D1 : STD_LOGIC; + signal scount_3_D2 : STD_LOGIC; + signal scount_3_D2_PT_0 : STD_LOGIC; + signal scount_3_D2_PT_1 : STD_LOGIC; + signal scount_3_D2_PT_2 : STD_LOGIC; + signal count_5_Q : STD_LOGIC; + signal count_5_D : STD_LOGIC; + signal count_5_tsimcreated_xor_Q : STD_LOGIC; + signal count_5_tsimcreated_prld_Q : STD_LOGIC; + signal count_5_D1 : STD_LOGIC; + signal count_5_D2 : STD_LOGIC; + signal scount_5_Q : STD_LOGIC; + signal scount_5_D : STD_LOGIC; + signal scount_5_tsimcreated_xor_Q : STD_LOGIC; + signal scount_5_tsimcreated_prld_Q : STD_LOGIC; + signal scount_5_CLKF : STD_LOGIC; + signal scount_5_D1 : STD_LOGIC; + signal scount_5_D2 : STD_LOGIC; + signal SCLK_OBUF_BUF0_Q : STD_LOGIC; + signal SCLK_OBUF_BUF0_D : STD_LOGIC; + signal SCLK_OBUF_BUF0_D1 : STD_LOGIC; + signal SCLK_OBUF_BUF0_D2 : STD_LOGIC; + signal NlwInverterSignal_dummy_out_OBUF_CE_IN0 : STD_LOGIC; + signal NlwInverterSignal_dummy_out_OBUF_CE_IN1 : STD_LOGIC; + signal NlwInverterSignal_dummy_out_OBUF_CE_IN2 : STD_LOGIC; + signal NlwInverterSignal_dummy_out_OBUF_CE_IN3 : STD_LOGIC; + signal NlwInverterSignal_dummy_out_OBUF_CE_IN4 : STD_LOGIC; + signal NlwInverterSignal_dummy_out_OBUF_CE_IN5 : STD_LOGIC; + signal NlwInverterSignal_SCLK1_CE_IN0 : STD_LOGIC; + signal NlwInverterSignal_SCLK1_CE_IN1 : STD_LOGIC; + signal NlwInverterSignal_SCLK1_CE_IN2 : STD_LOGIC; + signal NlwInverterSignal_SCLK1_CE_IN3 : STD_LOGIC; + signal NlwInverterSignal_SCLK1_CE_IN4 : STD_LOGIC; + signal NlwInverterSignal_SCLK1_CE_IN5 : STD_LOGIC; + signal NlwInverterSignal_count_0_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_0_D2_IN5 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_4_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_scount_0_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_0_D2_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_0_D2_IN1 : STD_LOGIC; + signal NlwInverterSignal_scount_0_D2_IN2 : STD_LOGIC; + signal NlwInverterSignal_scount_0_D2_IN3 : STD_LOGIC; + signal NlwInverterSignal_scount_0_D2_IN4 : STD_LOGIC; + signal NlwInverterSignal_scount_0_D2_IN5 : STD_LOGIC; + signal NlwInverterSignal_scount_4_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_4_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_scount_4_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_scount_4_D2_PT_0_IN4 : STD_LOGIC; + signal NlwInverterSignal_scount_4_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_4_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_scount_4_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_scount_4_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_1_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_1_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_1_D2_PT_1_IN4 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_2_D2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_3_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_scount_1_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_2_D_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_2_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_2_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_scount_2_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_scount_2_D2_PT_2_IN3 : STD_LOGIC; + signal NlwInverterSignal_scount_3_D2_PT_0_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_3_D2_PT_0_IN2 : STD_LOGIC; + signal NlwInverterSignal_scount_3_D2_PT_0_IN3 : STD_LOGIC; + signal NlwInverterSignal_scount_3_D2_PT_1_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_3_D2_PT_1_IN1 : STD_LOGIC; + signal NlwInverterSignal_scount_3_D2_PT_1_IN2 : STD_LOGIC; + signal NlwInverterSignal_scount_3_D2_PT_2_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_3_D2_PT_2_IN1 : STD_LOGIC; + signal NlwInverterSignal_scount_3_D2_PT_2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_IN0 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_IN1 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_IN2 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_IN3 : STD_LOGIC; + signal NlwInverterSignal_count_5_D2_IN4 : STD_LOGIC; + signal NlwInverterSignal_scount_5_D2_IN0 : STD_LOGIC; + signal NlwInverterSignal_scount_5_D2_IN1 : STD_LOGIC; + signal NlwInverterSignal_scount_5_D2_IN2 : STD_LOGIC; + signal NlwInverterSignal_scount_5_D2_IN3 : STD_LOGIC; + signal NlwInverterSignal_scount_5_D2_IN4 : STD_LOGIC; + signal scount : STD_LOGIC_VECTOR ( 5 downto 0 ); + signal count : STD_LOGIC_VECTOR ( 5 downto 0 ); +begin + SCLK_OBUF_1 : X_BUF + port map ( + I => RES, + O => SCLK_OBUF + ); + FSRIO_1_2 : X_BUF + port map ( + I => RES, + O => FSRIO_1 + ); + FCLKIO_0_3 : X_BUF + port map ( + I => CLK, + O => FCLKIO_0 + ); + dummy_out_4 : X_BUF + port map ( + I => dummy_out_OBUF_Q, + O => dummy_out + ); + SCLK_5 : X_BUF + port map ( + I => SCLK_OBUF_BUF0, + O => SCLK + ); + dummy_out_OBUF_Q_6 : X_BUF + port map ( + I => dummy_out_OBUF_Q_0, + O => dummy_out_OBUF_Q + ); + dummy_out_OBUF_tsimcreated_xor_Q_7 : X_XOR2 + port map ( + I0 => dummy_out_OBUF_D, + I1 => dummy_out_OBUF_Q_0, + O => dummy_out_OBUF_tsimcreated_xor_Q + ); + dummy_out_OBUF_tsimcreated_prld_Q_8 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => dummy_out_OBUF_tsimcreated_prld_Q + ); + dummy_out_OBUF_REG : X_FF + port map ( + I => dummy_out_OBUF_tsimcreated_xor_Q, + CE => dummy_out_OBUF_CE, + CLK => dummy_out_OBUF_CLKF, + SET => dummy_out_OBUF_tsimcreated_prld_Q, + RST => Gnd, + O => dummy_out_OBUF_Q_0 + ); + Gnd_9 : X_ZERO + port map ( + O => Gnd + ); + dummy_out_OBUF_D_10 : X_XOR2 + port map ( + I0 => dummy_out_OBUF_D1, + I1 => dummy_out_OBUF_D2, + O => dummy_out_OBUF_D + ); + dummy_out_OBUF_D1_11 : X_ZERO + port map ( + O => dummy_out_OBUF_D1 + ); + dummy_out_OBUF_D2_12 : X_ONE + port map ( + O => dummy_out_OBUF_D2 + ); + dummy_out_OBUF_CLKF_13 : X_AND2 + port map ( + I0 => SCLK1, + I1 => SCLK1, + O => dummy_out_OBUF_CLKF + ); + dummy_out_OBUF_CE_14 : X_AND6 + port map ( + I0 => NlwInverterSignal_dummy_out_OBUF_CE_IN0, + I1 => NlwInverterSignal_dummy_out_OBUF_CE_IN1, + I2 => NlwInverterSignal_dummy_out_OBUF_CE_IN2, + I3 => NlwInverterSignal_dummy_out_OBUF_CE_IN3, + I4 => NlwInverterSignal_dummy_out_OBUF_CE_IN4, + I5 => NlwInverterSignal_dummy_out_OBUF_CE_IN5, + O => dummy_out_OBUF_CE + ); + SCLK1_15 : X_BUF + port map ( + I => SCLK1_Q, + O => SCLK1 + ); + SCLK1_tsimcreated_xor_Q_16 : X_XOR2 + port map ( + I0 => SCLK1_D, + I1 => SCLK1_Q, + O => SCLK1_tsimcreated_xor_Q + ); + SCLK1_tsimcreated_prld_Q_17 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => SCLK1_tsimcreated_prld_Q + ); + SCLK1_REG : X_FF + port map ( + I => SCLK1_tsimcreated_xor_Q, + CE => SCLK1_CE, + CLK => FCLKIO_0, + SET => SCLK1_tsimcreated_prld_Q, + RST => Gnd, + O => SCLK1_Q + ); + SCLK1_D_18 : X_XOR2 + port map ( + I0 => SCLK1_D1, + I1 => SCLK1_D2, + O => SCLK1_D + ); + SCLK1_D1_19 : X_ZERO + port map ( + O => SCLK1_D1 + ); + SCLK1_D2_20 : X_ONE + port map ( + O => SCLK1_D2 + ); + SCLK1_CE_21 : X_AND6 + port map ( + I0 => NlwInverterSignal_SCLK1_CE_IN0, + I1 => NlwInverterSignal_SCLK1_CE_IN1, + I2 => NlwInverterSignal_SCLK1_CE_IN2, + I3 => NlwInverterSignal_SCLK1_CE_IN3, + I4 => NlwInverterSignal_SCLK1_CE_IN4, + I5 => NlwInverterSignal_SCLK1_CE_IN5, + O => SCLK1_CE + ); + count_0_Q_22 : X_BUF + port map ( + I => count_0_Q, + O => count(0) + ); + count_0_tsimcreated_xor_Q_23 : X_XOR2 + port map ( + I0 => count_0_D, + I1 => count_0_Q, + O => count_0_tsimcreated_xor_Q + ); + count_0_tsimcreated_prld_Q_24 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => count_0_tsimcreated_prld_Q + ); + count_0_REG : X_FF + port map ( + I => count_0_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => Gnd, + RST => count_0_tsimcreated_prld_Q, + O => count_0_Q + ); + Vcc_25 : X_ONE + port map ( + O => Vcc + ); + count_0_D_26 : X_XOR2 + port map ( + I0 => NlwInverterSignal_count_0_D_IN0, + I1 => count_0_D2, + O => count_0_D + ); + count_0_D1_27 : X_ZERO + port map ( + O => count_0_D1 + ); + count_0_D2_28 : X_AND6 + port map ( + I0 => NlwInverterSignal_count_0_D2_IN0, + I1 => NlwInverterSignal_count_0_D2_IN1, + I2 => NlwInverterSignal_count_0_D2_IN2, + I3 => NlwInverterSignal_count_0_D2_IN3, + I4 => NlwInverterSignal_count_0_D2_IN4, + I5 => NlwInverterSignal_count_0_D2_IN5, + O => count_0_D2 + ); + count_4_Q_29 : X_BUF + port map ( + I => count_4_Q, + O => count(4) + ); + count_4_tsimcreated_xor_Q_30 : X_XOR2 + port map ( + I0 => count_4_D, + I1 => count_4_Q, + O => count_4_tsimcreated_xor_Q + ); + count_4_tsimcreated_prld_Q_31 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => count_4_tsimcreated_prld_Q + ); + count_4_REG : X_FF + port map ( + I => count_4_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => Gnd, + RST => count_4_tsimcreated_prld_Q, + O => count_4_Q + ); + count_4_D_32 : X_XOR2 + port map ( + I0 => count_4_D1, + I1 => count_4_D2, + O => count_4_D + ); + count_4_D1_33 : X_ZERO + port map ( + O => count_4_D1 + ); + count_4_D2_PT_0_34 : X_AND5 + port map ( + I0 => NlwInverterSignal_count_4_D2_PT_0_IN0, + I1 => count(4), + I2 => NlwInverterSignal_count_4_D2_PT_0_IN2, + I3 => NlwInverterSignal_count_4_D2_PT_0_IN3, + I4 => NlwInverterSignal_count_4_D2_PT_0_IN4, + O => count_4_D2_PT_0 + ); + count_4_D2_PT_1_35 : X_AND5 + port map ( + I0 => NlwInverterSignal_count_4_D2_PT_1_IN0, + I1 => NlwInverterSignal_count_4_D2_PT_1_IN1, + I2 => NlwInverterSignal_count_4_D2_PT_1_IN2, + I3 => NlwInverterSignal_count_4_D2_PT_1_IN3, + I4 => count(5), + O => count_4_D2_PT_1 + ); + count_4_D2_36 : X_OR2 + port map ( + I0 => count_4_D2_PT_0, + I1 => count_4_D2_PT_1, + O => count_4_D2 + ); + scount_0_Q_37 : X_BUF + port map ( + I => scount_0_Q, + O => scount(0) + ); + scount_0_tsimcreated_xor_Q_38 : X_XOR2 + port map ( + I0 => scount_0_D, + I1 => scount_0_Q, + O => scount_0_tsimcreated_xor_Q + ); + scount_0_tsimcreated_prld_Q_39 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => scount_0_tsimcreated_prld_Q + ); + scount_0_REG : X_FF + port map ( + I => scount_0_tsimcreated_xor_Q, + CE => Vcc, + CLK => scount_0_CLKF, + SET => Gnd, + RST => scount_0_tsimcreated_prld_Q, + O => scount_0_Q + ); + scount_0_D_40 : X_XOR2 + port map ( + I0 => NlwInverterSignal_scount_0_D_IN0, + I1 => scount_0_D2, + O => scount_0_D + ); + scount_0_D1_41 : X_ZERO + port map ( + O => scount_0_D1 + ); + scount_0_D2_42 : X_AND6 + port map ( + I0 => NlwInverterSignal_scount_0_D2_IN0, + I1 => NlwInverterSignal_scount_0_D2_IN1, + I2 => NlwInverterSignal_scount_0_D2_IN2, + I3 => NlwInverterSignal_scount_0_D2_IN3, + I4 => NlwInverterSignal_scount_0_D2_IN4, + I5 => NlwInverterSignal_scount_0_D2_IN5, + O => scount_0_D2 + ); + scount_0_CLKF_43 : X_AND2 + port map ( + I0 => SCLK1, + I1 => SCLK1, + O => scount_0_CLKF + ); + scount_4_Q_44 : X_BUF + port map ( + I => scount_4_Q, + O => scount(4) + ); + scount_4_tsimcreated_xor_Q_45 : X_XOR2 + port map ( + I0 => scount_4_D, + I1 => scount_4_Q, + O => scount_4_tsimcreated_xor_Q + ); + scount_4_tsimcreated_prld_Q_46 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => scount_4_tsimcreated_prld_Q + ); + scount_4_REG : X_FF + port map ( + I => scount_4_tsimcreated_xor_Q, + CE => Vcc, + CLK => scount_4_CLKF, + SET => Gnd, + RST => scount_4_tsimcreated_prld_Q, + O => scount_4_Q + ); + scount_4_D_47 : X_XOR2 + port map ( + I0 => scount_4_D1, + I1 => scount_4_D2, + O => scount_4_D + ); + scount_4_D1_48 : X_ZERO + port map ( + O => scount_4_D1 + ); + scount_4_D2_PT_0_49 : X_AND5 + port map ( + I0 => NlwInverterSignal_scount_4_D2_PT_0_IN0, + I1 => scount(4), + I2 => NlwInverterSignal_scount_4_D2_PT_0_IN2, + I3 => NlwInverterSignal_scount_4_D2_PT_0_IN3, + I4 => NlwInverterSignal_scount_4_D2_PT_0_IN4, + O => scount_4_D2_PT_0 + ); + scount_4_D2_PT_1_50 : X_AND5 + port map ( + I0 => NlwInverterSignal_scount_4_D2_PT_1_IN0, + I1 => NlwInverterSignal_scount_4_D2_PT_1_IN1, + I2 => NlwInverterSignal_scount_4_D2_PT_1_IN2, + I3 => NlwInverterSignal_scount_4_D2_PT_1_IN3, + I4 => scount(5), + O => scount_4_D2_PT_1 + ); + scount_4_D2_51 : X_OR2 + port map ( + I0 => scount_4_D2_PT_0, + I1 => scount_4_D2_PT_1, + O => scount_4_D2 + ); + scount_4_CLKF_52 : X_AND2 + port map ( + I0 => SCLK1, + I1 => SCLK1, + O => scount_4_CLKF + ); + count_1_Q_53 : X_BUF + port map ( + I => count_1_Q, + O => count(1) + ); + count_1_tsimcreated_xor_Q_54 : X_XOR2 + port map ( + I0 => count_1_D, + I1 => count_1_Q, + O => count_1_tsimcreated_xor_Q + ); + count_1_tsimcreated_prld_Q_55 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => count_1_tsimcreated_prld_Q + ); + count_1_REG : X_FF + port map ( + I => count_1_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => Gnd, + RST => count_1_tsimcreated_prld_Q, + O => count_1_Q + ); + count_1_D_56 : X_XOR2 + port map ( + I0 => NlwInverterSignal_count_1_D_IN0, + I1 => count_1_D2, + O => count_1_D + ); + count_1_D1_57 : X_ZERO + port map ( + O => count_1_D1 + ); + count_1_D2_PT_0_58 : X_AND2 + port map ( + I0 => count(0), + I1 => count(0), + O => count_1_D2_PT_0 + ); + count_1_D2_PT_1_59 : X_AND5 + port map ( + I0 => NlwInverterSignal_count_1_D2_PT_1_IN0, + I1 => NlwInverterSignal_count_1_D2_PT_1_IN1, + I2 => NlwInverterSignal_count_1_D2_PT_1_IN2, + I3 => NlwInverterSignal_count_1_D2_PT_1_IN3, + I4 => NlwInverterSignal_count_1_D2_PT_1_IN4, + O => count_1_D2_PT_1 + ); + count_1_D2_60 : X_OR2 + port map ( + I0 => count_1_D2_PT_0, + I1 => count_1_D2_PT_1, + O => count_1_D2 + ); + count_2_Q_61 : X_BUF + port map ( + I => count_2_Q, + O => count(2) + ); + count_2_tsimcreated_xor_Q_62 : X_XOR2 + port map ( + I0 => count_2_D, + I1 => count_2_Q, + O => count_2_tsimcreated_xor_Q + ); + count_2_REG : X_FF + port map ( + I => count_2_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => FSRIO_1, + RST => PRLD, + O => count_2_Q + ); + count_2_D_63 : X_XOR2 + port map ( + I0 => count_2_D1, + I1 => count_2_D2, + O => count_2_D + ); + count_2_D1_64 : X_ZERO + port map ( + O => count_2_D1 + ); + count_2_D2_65 : X_AND2 + port map ( + I0 => NlwInverterSignal_count_2_D2_IN0, + I1 => NlwInverterSignal_count_2_D2_IN1, + O => count_2_D2 + ); + count_3_Q_66 : X_BUF + port map ( + I => count_3_Q, + O => count(3) + ); + count_3_tsimcreated_xor_Q_67 : X_XOR2 + port map ( + I0 => count_3_D, + I1 => count_3_Q, + O => count_3_tsimcreated_xor_Q + ); + count_3_tsimcreated_prld_Q_68 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => count_3_tsimcreated_prld_Q + ); + count_3_REG : X_FF + port map ( + I => count_3_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => Gnd, + RST => count_3_tsimcreated_prld_Q, + O => count_3_Q + ); + count_3_D_69 : X_XOR2 + port map ( + I0 => count_3_D1, + I1 => count_3_D2, + O => count_3_D + ); + count_3_D1_70 : X_ZERO + port map ( + O => count_3_D1 + ); + count_3_D2_PT_0_71 : X_AND4 + port map ( + I0 => NlwInverterSignal_count_3_D2_PT_0_IN0, + I1 => count(4), + I2 => NlwInverterSignal_count_3_D2_PT_0_IN2, + I3 => NlwInverterSignal_count_3_D2_PT_0_IN3, + O => count_3_D2_PT_0 + ); + count_3_D2_PT_1_72 : X_AND4 + port map ( + I0 => NlwInverterSignal_count_3_D2_PT_1_IN0, + I1 => NlwInverterSignal_count_3_D2_PT_1_IN1, + I2 => NlwInverterSignal_count_3_D2_PT_1_IN2, + I3 => count(3), + O => count_3_D2_PT_1 + ); + count_3_D2_PT_2_73 : X_AND4 + port map ( + I0 => NlwInverterSignal_count_3_D2_PT_2_IN0, + I1 => NlwInverterSignal_count_3_D2_PT_2_IN1, + I2 => NlwInverterSignal_count_3_D2_PT_2_IN2, + I3 => count(5), + O => count_3_D2_PT_2 + ); + count_3_D2_74 : X_OR3 + port map ( + I0 => count_3_D2_PT_0, + I1 => count_3_D2_PT_1, + I2 => count_3_D2_PT_2, + O => count_3_D2 + ); + scount_1_Q_75 : X_BUF + port map ( + I => scount_1_Q, + O => scount(1) + ); + scount_1_tsimcreated_xor_Q_76 : X_XOR2 + port map ( + I0 => scount_1_D, + I1 => scount_1_Q, + O => scount_1_tsimcreated_xor_Q + ); + scount_1_REG : X_FF + port map ( + I => scount_1_tsimcreated_xor_Q, + CE => Vcc, + CLK => scount_1_CLKF, + SET => FSRIO_1, + RST => PRLD, + O => scount_1_Q + ); + scount_1_D_77 : X_XOR2 + port map ( + I0 => NlwInverterSignal_scount_1_D_IN0, + I1 => scount_1_D2, + O => scount_1_D + ); + scount_1_D1_78 : X_ZERO + port map ( + O => scount_1_D1 + ); + scount_1_D2_79 : X_AND2 + port map ( + I0 => scount(0), + I1 => scount(0), + O => scount_1_D2 + ); + scount_1_CLKF_80 : X_AND2 + port map ( + I0 => SCLK1, + I1 => SCLK1, + O => scount_1_CLKF + ); + scount_2_Q_81 : X_BUF + port map ( + I => scount_2_Q, + O => scount(2) + ); + scount_2_tsimcreated_xor_Q_82 : X_XOR2 + port map ( + I0 => scount_2_D, + I1 => scount_2_Q, + O => scount_2_tsimcreated_xor_Q + ); + scount_2_tsimcreated_prld_Q_83 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => scount_2_tsimcreated_prld_Q + ); + scount_2_REG : X_FF + port map ( + I => scount_2_tsimcreated_xor_Q, + CE => Vcc, + CLK => scount_2_CLKF, + SET => Gnd, + RST => scount_2_tsimcreated_prld_Q, + O => scount_2_Q + ); + scount_2_D_84 : X_XOR2 + port map ( + I0 => NlwInverterSignal_scount_2_D_IN0, + I1 => scount_2_D2, + O => scount_2_D + ); + scount_2_D1_85 : X_ZERO + port map ( + O => scount_2_D1 + ); + scount_2_D2_PT_0_86 : X_AND2 + port map ( + I0 => scount(0), + I1 => scount(0), + O => scount_2_D2_PT_0 + ); + scount_2_D2_PT_1_87 : X_AND2 + port map ( + I0 => scount(1), + I1 => scount(1), + O => scount_2_D2_PT_1 + ); + scount_2_D2_PT_2_88 : X_AND4 + port map ( + I0 => NlwInverterSignal_scount_2_D2_PT_2_IN0, + I1 => NlwInverterSignal_scount_2_D2_PT_2_IN1, + I2 => NlwInverterSignal_scount_2_D2_PT_2_IN2, + I3 => NlwInverterSignal_scount_2_D2_PT_2_IN3, + O => scount_2_D2_PT_2 + ); + scount_2_D2_89 : X_OR3 + port map ( + I0 => scount_2_D2_PT_0, + I1 => scount_2_D2_PT_1, + I2 => scount_2_D2_PT_2, + O => scount_2_D2 + ); + scount_2_CLKF_90 : X_AND2 + port map ( + I0 => SCLK1, + I1 => SCLK1, + O => scount_2_CLKF + ); + scount_3_Q_91 : X_BUF + port map ( + I => scount_3_Q, + O => scount(3) + ); + scount_3_tsimcreated_xor_Q_92 : X_XOR2 + port map ( + I0 => scount_3_D, + I1 => scount_3_Q, + O => scount_3_tsimcreated_xor_Q + ); + scount_3_tsimcreated_prld_Q_93 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => scount_3_tsimcreated_prld_Q + ); + scount_3_REG : X_FF + port map ( + I => scount_3_tsimcreated_xor_Q, + CE => Vcc, + CLK => scount_3_CLKF, + SET => Gnd, + RST => scount_3_tsimcreated_prld_Q, + O => scount_3_Q + ); + scount_3_D_94 : X_XOR2 + port map ( + I0 => scount_3_D1, + I1 => scount_3_D2, + O => scount_3_D + ); + scount_3_D1_95 : X_ZERO + port map ( + O => scount_3_D1 + ); + scount_3_D2_PT_0_96 : X_AND4 + port map ( + I0 => NlwInverterSignal_scount_3_D2_PT_0_IN0, + I1 => scount(4), + I2 => NlwInverterSignal_scount_3_D2_PT_0_IN2, + I3 => NlwInverterSignal_scount_3_D2_PT_0_IN3, + O => scount_3_D2_PT_0 + ); + scount_3_D2_PT_1_97 : X_AND4 + port map ( + I0 => NlwInverterSignal_scount_3_D2_PT_1_IN0, + I1 => NlwInverterSignal_scount_3_D2_PT_1_IN1, + I2 => NlwInverterSignal_scount_3_D2_PT_1_IN2, + I3 => scount(3), + O => scount_3_D2_PT_1 + ); + scount_3_D2_PT_2_98 : X_AND4 + port map ( + I0 => NlwInverterSignal_scount_3_D2_PT_2_IN0, + I1 => NlwInverterSignal_scount_3_D2_PT_2_IN1, + I2 => NlwInverterSignal_scount_3_D2_PT_2_IN2, + I3 => scount(5), + O => scount_3_D2_PT_2 + ); + scount_3_D2_99 : X_OR3 + port map ( + I0 => scount_3_D2_PT_0, + I1 => scount_3_D2_PT_1, + I2 => scount_3_D2_PT_2, + O => scount_3_D2 + ); + scount_3_CLKF_100 : X_AND2 + port map ( + I0 => SCLK1, + I1 => SCLK1, + O => scount_3_CLKF + ); + count_5_Q_101 : X_BUF + port map ( + I => count_5_Q, + O => count(5) + ); + count_5_tsimcreated_xor_Q_102 : X_XOR2 + port map ( + I0 => count_5_D, + I1 => count_5_Q, + O => count_5_tsimcreated_xor_Q + ); + count_5_tsimcreated_prld_Q_103 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => count_5_tsimcreated_prld_Q + ); + count_5_REG : X_FF + port map ( + I => count_5_tsimcreated_xor_Q, + CE => Vcc, + CLK => FCLKIO_0, + SET => Gnd, + RST => count_5_tsimcreated_prld_Q, + O => count_5_Q + ); + count_5_D_104 : X_XOR2 + port map ( + I0 => count_5_D1, + I1 => count_5_D2, + O => count_5_D + ); + count_5_D1_105 : X_ZERO + port map ( + O => count_5_D1 + ); + count_5_D2_106 : X_AND6 + port map ( + I0 => NlwInverterSignal_count_5_D2_IN0, + I1 => NlwInverterSignal_count_5_D2_IN1, + I2 => NlwInverterSignal_count_5_D2_IN2, + I3 => NlwInverterSignal_count_5_D2_IN3, + I4 => NlwInverterSignal_count_5_D2_IN4, + I5 => count(5), + O => count_5_D2 + ); + scount_5_Q_107 : X_BUF + port map ( + I => scount_5_Q, + O => scount(5) + ); + scount_5_tsimcreated_xor_Q_108 : X_XOR2 + port map ( + I0 => scount_5_D, + I1 => scount_5_Q, + O => scount_5_tsimcreated_xor_Q + ); + scount_5_tsimcreated_prld_Q_109 : X_OR2 + port map ( + I0 => FSRIO_1, + I1 => PRLD, + O => scount_5_tsimcreated_prld_Q + ); + scount_5_REG : X_FF + port map ( + I => scount_5_tsimcreated_xor_Q, + CE => Vcc, + CLK => scount_5_CLKF, + SET => Gnd, + RST => scount_5_tsimcreated_prld_Q, + O => scount_5_Q + ); + scount_5_D_110 : X_XOR2 + port map ( + I0 => scount_5_D1, + I1 => scount_5_D2, + O => scount_5_D + ); + scount_5_D1_111 : X_ZERO + port map ( + O => scount_5_D1 + ); + scount_5_D2_112 : X_AND6 + port map ( + I0 => NlwInverterSignal_scount_5_D2_IN0, + I1 => NlwInverterSignal_scount_5_D2_IN1, + I2 => NlwInverterSignal_scount_5_D2_IN2, + I3 => NlwInverterSignal_scount_5_D2_IN3, + I4 => NlwInverterSignal_scount_5_D2_IN4, + I5 => scount(5), + O => scount_5_D2 + ); + scount_5_CLKF_113 : X_AND2 + port map ( + I0 => SCLK1, + I1 => SCLK1, + O => scount_5_CLKF + ); + SCLK_OBUF_BUF0_114 : X_BUF + port map ( + I => SCLK_OBUF_BUF0_Q, + O => SCLK_OBUF_BUF0 + ); + SCLK_OBUF_BUF0_Q_115 : X_BUF + port map ( + I => SCLK_OBUF_BUF0_D, + O => SCLK_OBUF_BUF0_Q + ); + SCLK_OBUF_BUF0_D_116 : X_XOR2 + port map ( + I0 => SCLK_OBUF_BUF0_D1, + I1 => SCLK_OBUF_BUF0_D2, + O => SCLK_OBUF_BUF0_D + ); + SCLK_OBUF_BUF0_D1_117 : X_ZERO + port map ( + O => SCLK_OBUF_BUF0_D1 + ); + SCLK_OBUF_BUF0_D2_118 : X_AND2 + port map ( + I0 => SCLK_OBUF, + I1 => SCLK_OBUF, + O => SCLK_OBUF_BUF0_D2 + ); + NlwInverterBlock_dummy_out_OBUF_CE_IN0 : X_INV + port map ( + I => scount(0), + O => NlwInverterSignal_dummy_out_OBUF_CE_IN0 + ); + NlwInverterBlock_dummy_out_OBUF_CE_IN1 : X_INV + port map ( + I => scount(4), + O => NlwInverterSignal_dummy_out_OBUF_CE_IN1 + ); + NlwInverterBlock_dummy_out_OBUF_CE_IN2 : X_INV + port map ( + I => scount(1), + O => NlwInverterSignal_dummy_out_OBUF_CE_IN2 + ); + NlwInverterBlock_dummy_out_OBUF_CE_IN3 : X_INV + port map ( + I => scount(2), + O => NlwInverterSignal_dummy_out_OBUF_CE_IN3 + ); + NlwInverterBlock_dummy_out_OBUF_CE_IN4 : X_INV + port map ( + I => scount(3), + O => NlwInverterSignal_dummy_out_OBUF_CE_IN4 + ); + NlwInverterBlock_dummy_out_OBUF_CE_IN5 : X_INV + port map ( + I => scount(5), + O => NlwInverterSignal_dummy_out_OBUF_CE_IN5 + ); + NlwInverterBlock_SCLK1_CE_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_SCLK1_CE_IN0 + ); + NlwInverterBlock_SCLK1_CE_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_SCLK1_CE_IN1 + ); + NlwInverterBlock_SCLK1_CE_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_SCLK1_CE_IN2 + ); + NlwInverterBlock_SCLK1_CE_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_SCLK1_CE_IN3 + ); + NlwInverterBlock_SCLK1_CE_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_SCLK1_CE_IN4 + ); + NlwInverterBlock_SCLK1_CE_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_SCLK1_CE_IN5 + ); + NlwInverterBlock_count_0_D_IN0 : X_INV + port map ( + I => count_0_D1, + O => NlwInverterSignal_count_0_D_IN0 + ); + NlwInverterBlock_count_0_D2_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_0_D2_IN0 + ); + NlwInverterBlock_count_0_D2_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_0_D2_IN1 + ); + NlwInverterBlock_count_0_D2_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_0_D2_IN2 + ); + NlwInverterBlock_count_0_D2_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_0_D2_IN3 + ); + NlwInverterBlock_count_0_D2_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_0_D2_IN4 + ); + NlwInverterBlock_count_0_D2_IN5 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_0_D2_IN5 + ); + NlwInverterBlock_count_4_D2_PT_0_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_4_D2_PT_0_IN0 + ); + NlwInverterBlock_count_4_D2_PT_0_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_4_D2_PT_0_IN2 + ); + NlwInverterBlock_count_4_D2_PT_0_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_4_D2_PT_0_IN3 + ); + NlwInverterBlock_count_4_D2_PT_0_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_4_D2_PT_0_IN4 + ); + NlwInverterBlock_count_4_D2_PT_1_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_4_D2_PT_1_IN0 + ); + NlwInverterBlock_count_4_D2_PT_1_IN1 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_4_D2_PT_1_IN1 + ); + NlwInverterBlock_count_4_D2_PT_1_IN2 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_4_D2_PT_1_IN2 + ); + NlwInverterBlock_count_4_D2_PT_1_IN3 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_4_D2_PT_1_IN3 + ); + NlwInverterBlock_scount_0_D_IN0 : X_INV + port map ( + I => scount_0_D1, + O => NlwInverterSignal_scount_0_D_IN0 + ); + NlwInverterBlock_scount_0_D2_IN0 : X_INV + port map ( + I => scount(0), + O => NlwInverterSignal_scount_0_D2_IN0 + ); + NlwInverterBlock_scount_0_D2_IN1 : X_INV + port map ( + I => scount(4), + O => NlwInverterSignal_scount_0_D2_IN1 + ); + NlwInverterBlock_scount_0_D2_IN2 : X_INV + port map ( + I => scount(1), + O => NlwInverterSignal_scount_0_D2_IN2 + ); + NlwInverterBlock_scount_0_D2_IN3 : X_INV + port map ( + I => scount(2), + O => NlwInverterSignal_scount_0_D2_IN3 + ); + NlwInverterBlock_scount_0_D2_IN4 : X_INV + port map ( + I => scount(3), + O => NlwInverterSignal_scount_0_D2_IN4 + ); + NlwInverterBlock_scount_0_D2_IN5 : X_INV + port map ( + I => scount(5), + O => NlwInverterSignal_scount_0_D2_IN5 + ); + NlwInverterBlock_scount_4_D2_PT_0_IN0 : X_INV + port map ( + I => scount(0), + O => NlwInverterSignal_scount_4_D2_PT_0_IN0 + ); + NlwInverterBlock_scount_4_D2_PT_0_IN2 : X_INV + port map ( + I => scount(1), + O => NlwInverterSignal_scount_4_D2_PT_0_IN2 + ); + NlwInverterBlock_scount_4_D2_PT_0_IN3 : X_INV + port map ( + I => scount(2), + O => NlwInverterSignal_scount_4_D2_PT_0_IN3 + ); + NlwInverterBlock_scount_4_D2_PT_0_IN4 : X_INV + port map ( + I => scount(3), + O => NlwInverterSignal_scount_4_D2_PT_0_IN4 + ); + NlwInverterBlock_scount_4_D2_PT_1_IN0 : X_INV + port map ( + I => scount(0), + O => NlwInverterSignal_scount_4_D2_PT_1_IN0 + ); + NlwInverterBlock_scount_4_D2_PT_1_IN1 : X_INV + port map ( + I => scount(1), + O => NlwInverterSignal_scount_4_D2_PT_1_IN1 + ); + NlwInverterBlock_scount_4_D2_PT_1_IN2 : X_INV + port map ( + I => scount(2), + O => NlwInverterSignal_scount_4_D2_PT_1_IN2 + ); + NlwInverterBlock_scount_4_D2_PT_1_IN3 : X_INV + port map ( + I => scount(3), + O => NlwInverterSignal_scount_4_D2_PT_1_IN3 + ); + NlwInverterBlock_count_1_D_IN0 : X_INV + port map ( + I => count_1_D1, + O => NlwInverterSignal_count_1_D_IN0 + ); + NlwInverterBlock_count_1_D2_PT_1_IN0 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_1_D2_PT_1_IN0 + ); + NlwInverterBlock_count_1_D2_PT_1_IN1 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_1_D2_PT_1_IN1 + ); + NlwInverterBlock_count_1_D2_PT_1_IN2 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_1_D2_PT_1_IN2 + ); + NlwInverterBlock_count_1_D2_PT_1_IN3 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_1_D2_PT_1_IN3 + ); + NlwInverterBlock_count_1_D2_PT_1_IN4 : X_INV + port map ( + I => count(5), + O => NlwInverterSignal_count_1_D2_PT_1_IN4 + ); + NlwInverterBlock_count_2_D2_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_2_D2_IN0 + ); + NlwInverterBlock_count_2_D2_IN1 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_2_D2_IN1 + ); + NlwInverterBlock_count_3_D2_PT_0_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_3_D2_PT_0_IN0 + ); + NlwInverterBlock_count_3_D2_PT_0_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_3_D2_PT_0_IN2 + ); + NlwInverterBlock_count_3_D2_PT_0_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_3_D2_PT_0_IN3 + ); + NlwInverterBlock_count_3_D2_PT_1_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_3_D2_PT_1_IN0 + ); + NlwInverterBlock_count_3_D2_PT_1_IN1 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_3_D2_PT_1_IN1 + ); + NlwInverterBlock_count_3_D2_PT_1_IN2 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_3_D2_PT_1_IN2 + ); + NlwInverterBlock_count_3_D2_PT_2_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_3_D2_PT_2_IN0 + ); + NlwInverterBlock_count_3_D2_PT_2_IN1 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_3_D2_PT_2_IN1 + ); + NlwInverterBlock_count_3_D2_PT_2_IN2 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_3_D2_PT_2_IN2 + ); + NlwInverterBlock_scount_1_D_IN0 : X_INV + port map ( + I => scount_1_D1, + O => NlwInverterSignal_scount_1_D_IN0 + ); + NlwInverterBlock_scount_2_D_IN0 : X_INV + port map ( + I => scount_2_D1, + O => NlwInverterSignal_scount_2_D_IN0 + ); + NlwInverterBlock_scount_2_D2_PT_2_IN0 : X_INV + port map ( + I => scount(4), + O => NlwInverterSignal_scount_2_D2_PT_2_IN0 + ); + NlwInverterBlock_scount_2_D2_PT_2_IN1 : X_INV + port map ( + I => scount(2), + O => NlwInverterSignal_scount_2_D2_PT_2_IN1 + ); + NlwInverterBlock_scount_2_D2_PT_2_IN2 : X_INV + port map ( + I => scount(3), + O => NlwInverterSignal_scount_2_D2_PT_2_IN2 + ); + NlwInverterBlock_scount_2_D2_PT_2_IN3 : X_INV + port map ( + I => scount(5), + O => NlwInverterSignal_scount_2_D2_PT_2_IN3 + ); + NlwInverterBlock_scount_3_D2_PT_0_IN0 : X_INV + port map ( + I => scount(0), + O => NlwInverterSignal_scount_3_D2_PT_0_IN0 + ); + NlwInverterBlock_scount_3_D2_PT_0_IN2 : X_INV + port map ( + I => scount(1), + O => NlwInverterSignal_scount_3_D2_PT_0_IN2 + ); + NlwInverterBlock_scount_3_D2_PT_0_IN3 : X_INV + port map ( + I => scount(2), + O => NlwInverterSignal_scount_3_D2_PT_0_IN3 + ); + NlwInverterBlock_scount_3_D2_PT_1_IN0 : X_INV + port map ( + I => scount(0), + O => NlwInverterSignal_scount_3_D2_PT_1_IN0 + ); + NlwInverterBlock_scount_3_D2_PT_1_IN1 : X_INV + port map ( + I => scount(1), + O => NlwInverterSignal_scount_3_D2_PT_1_IN1 + ); + NlwInverterBlock_scount_3_D2_PT_1_IN2 : X_INV + port map ( + I => scount(2), + O => NlwInverterSignal_scount_3_D2_PT_1_IN2 + ); + NlwInverterBlock_scount_3_D2_PT_2_IN0 : X_INV + port map ( + I => scount(0), + O => NlwInverterSignal_scount_3_D2_PT_2_IN0 + ); + NlwInverterBlock_scount_3_D2_PT_2_IN1 : X_INV + port map ( + I => scount(1), + O => NlwInverterSignal_scount_3_D2_PT_2_IN1 + ); + NlwInverterBlock_scount_3_D2_PT_2_IN2 : X_INV + port map ( + I => scount(2), + O => NlwInverterSignal_scount_3_D2_PT_2_IN2 + ); + NlwInverterBlock_count_5_D2_IN0 : X_INV + port map ( + I => count(0), + O => NlwInverterSignal_count_5_D2_IN0 + ); + NlwInverterBlock_count_5_D2_IN1 : X_INV + port map ( + I => count(4), + O => NlwInverterSignal_count_5_D2_IN1 + ); + NlwInverterBlock_count_5_D2_IN2 : X_INV + port map ( + I => count(1), + O => NlwInverterSignal_count_5_D2_IN2 + ); + NlwInverterBlock_count_5_D2_IN3 : X_INV + port map ( + I => count(2), + O => NlwInverterSignal_count_5_D2_IN3 + ); + NlwInverterBlock_count_5_D2_IN4 : X_INV + port map ( + I => count(3), + O => NlwInverterSignal_count_5_D2_IN4 + ); + NlwInverterBlock_scount_5_D2_IN0 : X_INV + port map ( + I => scount(0), + O => NlwInverterSignal_scount_5_D2_IN0 + ); + NlwInverterBlock_scount_5_D2_IN1 : X_INV + port map ( + I => scount(4), + O => NlwInverterSignal_scount_5_D2_IN1 + ); + NlwInverterBlock_scount_5_D2_IN2 : X_INV + port map ( + I => scount(1), + O => NlwInverterSignal_scount_5_D2_IN2 + ); + NlwInverterBlock_scount_5_D2_IN3 : X_INV + port map ( + I => scount(2), + O => NlwInverterSignal_scount_5_D2_IN3 + ); + NlwInverterBlock_scount_5_D2_IN4 : X_INV + port map ( + I => scount(3), + O => NlwInverterSignal_scount_5_D2_IN4 + ); + NlwBlockROC : X_ROC + generic map (ROC_WIDTH => 100 ns) + port map (O => PRLD); + +end Structure; + diff --git a/projects/eval_twoclocks/pepExtractor.prj b/projects/eval_twoclocks/pepExtractor.prj new file mode 100644 index 0000000..bae7e2a --- /dev/null +++ b/projects/eval_twoclocks/pepExtractor.prj @@ -0,0 +1 @@ +work vconfig.vhdl diff --git a/projects/eval_twoclocks/vconfig.vhdl b/projects/eval_twoclocks/vconfig.vhdl new file mode 100644 index 0000000..523a63c --- /dev/null +++ b/projects/eval_twoclocks/vconfig.vhdl @@ -0,0 +1,62 @@ +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.STD_LOGIC_ARITH.ALL; +use IEEE.STD_LOGIC_UNSIGNED.ALL; + +-- Uncomment the following lines to use the declarations that are +-- provided for instantiating Xilinx primitive components. +--library UNISIM; +--use UNISIM.VComponents.all; + +entity eval2clk is + Port ( RES : in std_logic; + CLK : in std_logic; + SCLK : inout std_logic; + dummy_out : inout std_logic); +end eval2clk; + +architecture Behavioral of eval2clk is +signal count, scount : integer range 0 to 63; +signal SCLK1 : std_logic; +begin + +process (RES, SCLK1) +begin + if (RES = '1') then + dummy_out <= '1'; + scount <= 2; + + elsif SCLK1='1' and SCLK1'event then + + if (scount = 0) then + scount <= 2; + dummy_out <= not dummy_out; + + else + scount <= scount - 1; + end if; + end if; +end process; + +process (RES, CLK) +begin + if (RES = '1') then + SCLK1 <= '1'; + COUNT <= 4; + + elsif CLK='1' and CLK'event then + + if (COUNT = 0) then + COUNT <= 4; + SCLK1 <= not SCLK1; + + else + COUNT <= COUNT - 1; + end if; + end if; +end process; + +SCLK <= RES; + +end Behavioral; + diff --git a/projects/eval_twoclocks/vconfig_tb.vhd b/projects/eval_twoclocks/vconfig_tb.vhd new file mode 100644 index 0000000..beccd16 --- /dev/null +++ b/projects/eval_twoclocks/vconfig_tb.vhd @@ -0,0 +1,67 @@ + +-- VHDL Test Bench Created from source file vconfig.vhd -- 20:20:01 05/01/2004 +-- +-- Notes: +-- This testbench has been automatically generated using types std_logic and +-- std_logic_vector for the ports of the unit under test. Xilinx recommends +-- that these types always be used for the top-level I/O of a design in order +-- to guarantee that the testbench will bind correctly to the post-implementation +-- simulation model. +-- +LIBRARY ieee; +USE ieee.std_logic_1164.ALL; +USE ieee.numeric_std.ALL; + +ENTITY eval2clk_tb IS +END eval2clk_tb; + +ARCHITECTURE behavior OF eval2clk_tb IS + + COMPONENT eval2clk + PORT( + RES : IN std_logic; + CLK : IN std_logic; + SCLK : INOUT std_logic; + dummy_out : OUT std_logic + ); + END COMPONENT; + + + SIGNAL RES : std_logic := '1'; + SIGNAL CLK : std_logic := '0'; + SIGNAL SCLK : std_logic; + SIGNAL dummy_out : std_logic := '0'; + + constant ClockPeriod : Time := 16.667 ns; + +BEGIN + + uut: eval2clk PORT MAP( + RES => RES, + CLK => CLK, + SCLK => SCLK, + dummy_out => dummy_out + ); + + busclock: process + begin + CLK <= '1'; + loop + wait for (ClockPeriod / 2); + CLK <= not CLK; + end loop; + end process; + +-- *** Test Bench - User Defined Section *** + tb : PROCESS + BEGIN + + wait for 20*ClockPeriod; + RES <= '0'; + + + wait; -- will wait forever + END PROCESS; +-- *** End Test Bench - User Defined Section *** + +END; diff --git a/projects/hpi_reg/ise/bitgen.ut b/projects/hpi_reg/ise/bitgen.ut new file mode 100644 index 0000000..1d23f16 --- /dev/null +++ b/projects/hpi_reg/ise/bitgen.ut @@ -0,0 +1,34 @@ + +-w +-g DebugBitstream:No +-g Binary:no +-g CRC:Enable +-g ConfigRate:4 +-g CclkPin:PullUp +-g M0Pin:PullUp +-g M1Pin:PullUp +-g M2Pin:PullUp +-g ProgPin:PullUp +-g DonePin:PullUp +-g InitPin:Pullup +-g CsPin:Pullup +-g DinPin:Pullup +-g BusyPin:Pullup +-g RdWrPin:Pullup +-g TckPin:PullUp +-g TdiPin:PullUp +-g TdoPin:PullUp +-g TmsPin:PullUp +-g UnusedPin:PullDown +-g UserID:0xFFFFFFFF +-g DCMShutDown:Disable +-g DCIUpdateMode:AsRequired +-g StartUpClk:JtagClk +-g DONE_cycle:4 +-g GTS_cycle:5 +-g GWE_cycle:6 +-g LCK_cycle:NoWait +-g Security:None +-g DonePipe:No +-g DriveDone:No +-g Encrypt:No diff --git a/projects/hpi_reg/ise/hpi_reg.ise b/projects/hpi_reg/ise/hpi_reg.ise new file mode 100644 index 0000000000000000000000000000000000000000..26d5bd810fd70dc7f9ba6bcdabb9ec21de65c236 GIT binary patch literal 586015 zcmeFaTacYwl9*LG-90mId&XlhHZY8*AGi+wr~mt9n6c-->S$U=swtJusEuKdPN}3* zZb>Cql}@YKr@1%?f*=UOCJezffFOV%fEfot*bru5UU=c1H{OWgk#{19Fkh~J@2y=W ztz5Zvy3U-Q*0x(Cot1yCT)8rH<;u*p*8X?C_VsV>z3un2{Kv)OZugt_4(}d}i^aG1 zy`X>kD(KPavuCHzl`sC>)i3tXPXEgB(Z!vIpPf8;cyW5BeEaR-w~t;tTfCSNE}lI+ zxk||2`FH;BU;HyS_V(m|e{pwYSF!Ky-2l;z8-H*01LNKY^2ahuhqf4pIBLhTj`E=` zqb5${sL6_C%(A!|vf_t(pT0O*oE<-LpFKP}OZPrIIlDN1mG3R5rmNGe@1mp|rzo$- zGU|#niSj(_X`0F;uYb6=?E7SD#vzT8xQL@XN!zIDhCb@*rmE|_Zt7zCp+mnc+NR6u zu8G<_8>75xA!e+`s7i{VO#8TNrV@-@ljnWek5Sh_eLi&zq08H7EUR>!;=C^F8KYp` zWAyW{|3Cif{`&8irRCdqe*d@fzwuLh^1m36%Yt=v?iY)5MBw<*;`9>{iu1+dZ9I0} ze*g6Bd(x%+<7>+{E82V<3r1GtaH4FZu8&*c$<&m6JWfN;@TQ^7QaBrxd09qzQPglD zmw73td~A}q8HKNLnGWgLwo#mw6<}2Z`zt=^iylU{bTa;M@3Z5xlc%Ti^a&;F>0G8o zTX$I;M^!&TOw}Y2s3&+@Pia}_MVSe&jgwqY$f#1=jtv6X!xThyj7A1D4pTk#Lkd`*O<9o@0zqS*jEpwR@+fZOp{x4= z_H_c5j6;$4h-j9{5V9$%>%NJmCe6}u=!!OJ0ZXP~%9Ff`iWap1miexst!*;IBCYx~ zlliXmtR2QWjmEq|W*|6fTlh1Aw}he1)XEUjx~SVO9ipnvhA4;EQ5VNO?5&47Nvo`l zg>OY%@rsqVW<7?KpsbPV-< z6Emk{hZTw$c$bfHF?HCVJO^w@(`l@mB1-c?ut9y@luTAxO-WOAb(ag@GLVjajRq7W zQ(qQIRFCi{DG=8d&8%v%2u06`J49{jJNPzDDeOhhT7c>@tMjs!Awb)ZVMCaD`pb*1 z!f<49)RhDC7|VRiEW}lc){J$OlrfW47EnKpSu_+?nk)$>Jh*x8nTqBuWHx}4;Xme^+}o{2MM&n>pX6=lF#W13k}~2#6527VZfGF zLoAckBYQ*EO%baMv%u6ubt{GodyJ}QO%cmvHE?H&gCRL57 z^>G42x*7>7=(!xKVa&&&sS@E^U(|>ZY(VBk>%{?p<)RuWNrfd!W$LGwQDKk_w zAA8KinA9j>oM%lsW#c5$JJelTGQm+=h}Nei`k%zGcPjgu#bl^v>Fr|_smY>rNKn8m zhBesuXh^a?tH%Z-Aq+`s{)Tahk`xQU^wv?GlvyMQZzOEJxPSUc{2Wr`3cKvyw3jaa}|# zP3U7^JiQLs*(3)Hq=lSUzN?lGLqPRaV2(8Virj%4@7wi-Q%R zY(+DqdChtRwxKE~R-hdFHlhox5_DSiQJSDjS=voFW`L#49XuJMeq?RQW6Un>?V>3w z3rufZPo2mcGEud4Ut{;ghKM@1Sa#$p$grssmC^T-2}>{K_IcmX)aTb zo6wIHMk8yS0%GgCY#5`ojTu-{4N2=(z^WWsp^-Oq7wOG2j04sL&css;f@zYG_QOyW zeTtg*36nKqqT8;<+%-)F|C+v?L_(52D=~=Bj5~`0_DmKQO4g7ruZOnlQo&XZ1^lQA z>{};GTaRXmj-_J_V_O_|$G4`z)s3f;1(b2*1=HE#gE(^+vxxWYD3gT^%O-41l$NM| z&hSK#FamkiWq5(O>f&H@ZHM58Oq+?*HNF`WfSGX^HhG4~*le$F5aeNva^F)>?z>r3S2`QMSk~wD801S;vWpB~pSR{oQ zi>A&B*<3I*alT6oXI(ca>825O_{Ll(rJ=ZQ76k{o}*~^&EkcDEyfkV z5lQeckkveGaUydB7Sr3{2VswUr;uY)AvP@PZ7d9tS*Y3D;bXCe<9lSziL9^{RXj`) zd;#0U5?V6>EMzg3tgG-D1Y3pWK>@OeeJm=};z`h#7+HLXwkngUlaaQ~0O!!ww8h!S z-pJImOyOmsT`l{LPWZ-**W<)=vT|TkTEK8w@gy)PsCkct7t4-Yfkk7GF?%^|>KeALT)YPyzrMNmcpsY&?E7>TMHH_>x2Q;}(ar;?ySSRodabK|9Erz=3g(2~j zr{KY#E5v;%2Fx((9i^}r+znzcYyUVP1OqD2wirG@f5B*R0sV*UmhI0OZ6#QL(YRCs`lpNw z9H4*NxGVwsXZfG}+9f_1Q5)ITcM{Pf=*V81{VX<3{OFDVBTE#&f0V#;FA-BB%@doI zd|=zzRIHL+N1SXL(hjG=fqr{gmRS9gXi<7TEc zW=}=AQBd&4EV0WPp`(9JuGf6 z`$z|xV!Mcf;LJsF&Q>|^@Gu*k8-fk^Z1{dT5ef%dEK5QXWh`D_!ykE!_gWVO;@P)W z>^kbP8fIGaWn8fI$zE7|TG>sqq_gd3S5zkD*vtMG2a#X490@@TC4*0C6J{|{Ju7!v z6|BYVuj3XMfZspAY-=`T1Y1~L1#6GHM%085XNM=(gLr6XzW#Gdc2&3zr9?OggyNTo zBMbgyC>n9bKspcW4tynSQ?PnxE%5-BWw=i&L_EQmfFhBAiCsCrkKh0}B*xaWF@RYE z`+UNLIA+W-`y}G5vrBM$$p)(>S20BrLKF_*6X3Wz#Va0 z*`c$0Bqm2xsxR?W2o4pq5dP*8mvtN^{?S91Y%Gv0*=MBqFGN3k#CGQEt!0rBGba8J z5syV&;FfqfZs$w@i7-%F&$NEHBobpPX}WDFpJG&6XU?9WZ62l zY7&HUpua%`sU}>4=SxTntdi3J9PuT-jM?cVqUu2ZB3ZDmVM^J#5QRdyLCCh0v7xae zN(Oy10e@jh03pkgd_Z2s4wMs{cH(%r_@Z=U-H}0YSbu$)RDF>o`1O#9CteY=MtyMD z3DlxJV~go>pue_cS4>2m^c;x>5kff7mS}iaV%LhHU?j5){4)ffkhB`hLzol-dO~OH z==dk`E*K?A9~^gnzq;&*VwV!o2ORIXB)&t4ImWz^Odvr(+suJx*;iE>5A00~w+E@1 zGLj8!7_pGVQ=2XsXAacMtR)sy$y&f*C7=QU?D!CEB7uaJ5X*TAD)N;CXiFloRR4dm@qm z>@L{3LcqW>(@c3yV4FC4(_@uaQ}CBaX(eME!%a*dGLW(bCMf_Z_oI6nXp-{guIBVldWa?HeD zqOA_=Zz0+#TFI)83;@cW5mU_H(5V=cEcSgK*8UPhPR3zmFJB>g&J>eMVA;sf!nh_; zxmt|wvKA0}#Hg?ZMiq$vupG;lT@q1bxFJ}=oc#W&C0Q}{&;~Tk*X-&s z#Z4X)mLXm|FP#7QGRuijvv5RlCt-FBr3fJe#EHai5>~!h2tQfUf1QwZ$8})I%Gv)j zTZF|DJf)I_g1tV0RDKU}d7B1_ks!2iAR(mGv5UqK5o{pZULmm#^mmqQ=`+#{L^X(F z;=M_b6w{18V1ZnQP!hZR7RG(Iz%ne!(y*ius$|_F_D{SYKaTuxSK<&5r=N#)gBWbf zKAtHc!X$=>Fb?TPk{u-}1_A;Z*#bvEM6w}k8lo$Nl2gnZ3!Pvk$U9WzxM~9Pk{;mq z=SdxxtT*Tu1r1;&Tpu+h3qnOuFC}s%rqhA`)60SYyYn|5L z%T&Bsr{T@IOv9|Skq}o~wO(_z*SyO$%t~9K(nNwm{Z`{dq0&@zg@##aE0wlNX{&v0 z-MzlOvzYd8wmsEiI@G=W_TaF+*bZURc z`iFdfn(k_?H~Vqn73uE&M7z@O&HnJ`4!NeD-3pd|Im6QgzGNyC(Qt=JkzZlEL&Qj&)$ z@e9amG^K%(GDt}oro_8Yt$1RXoZ#GqrzSKrhKUKzOL$sBvtpQ(;GBe~Bs3#+STyR8 zWYj^y@H!&>-8<8*n?9W;R~j_YLx1aFyf=DRfua9s(GDN`yZC6)wfDT{Q9j@Iu4%M- z5#QU-y~7?qYJ1;@6f7z(hO{bQ?(3iKtKUBGIyUsW?{_?;RiR1!(Ept}PdWouGpQzlc$47V*J zd!T;k|4t`Xqg5r}%2Jzb6HOSP5(Ey|4Y40E0J!l^UFs-31xcn3C2%k|cyzb35 zkj|z4KF7qoOP9lQi-q~lt&W&efT}G(ow6-Jow~a{vAh6VXBeHScl*2!5br>AvK@#{ z@P2=5F+SMG4^dRyadjI~?{*tf@BKl0|5jj_4n*(Ifv6q%Obr7|#J~UO=3xLtYhDCp zGFc4wTW@$osPN-otaQf!qOfU=MPXBL7>n`n!|~wGc&JU;Yaor94JM7A=~lC zPaFIenAYVMnAYi*s%xEYfoYv?foYwF^k5Ovf*C;R!Y5z12>cEA7TxWS`7`xKc~@Y= zt!Y}^y?+?Mc6&GsyM37kc$1THLA4r(JRq3OB|9U9GAUc=M2jaO&&8q%NyTc8$7 z4brv2Xra*{Uo$>~fC->Q!hlnUx@d2D{c%y;n~VNXHB~nkHxF;`2gSre>6C!Sght2m z;XTmYx`j*R^$zE8Z2+;HI|1AJH$hqZ6~62OYwFwr^s%wmk9VNZ!J0a^02v9~fxfU1 z&Z47Jcl+c1qr3MKuVXU{;R;Ii8E!6CPyvCSp>+Rajmtz1k!w?CGpAS7sqhXD{aldQO^19WpS0|gicP+1x< zJ+MLPBfEzwPil;LSR*%}HjH+JVSK5XK!G&jvylh7Ft*H0oj{uK*{B1ZicM<_IVB;V z#N?6$JrV&3ja6XOk!-vS-5ptM;KIi860E6n3s7JkU3V%B*#XqjvjHaLhODTwcp=-M zmYxkTHh$PS7Zkd%|FL!%)OCIhq}u#7kh(sufb^wt4Wx2(c4G9E6GTo5Lv$NN)#7%n zx--!fb~;wr!am0qV34me(y+%N7*&S@fRMidNWk4#ITEV3VR1GDCgep3OwiSEK&sGf zyoaFXZ6Hnf%;$W$=dh3q2O6JyGV}yH# z^Aa!3R9yzz{U*wNuYRq1j`F$cIy!)9p={dM5Z=_fW7T3>q<-01;qc4P3LuCfNQ8gQ zc3lJmcN-|3=OI6NjYh|^@qiUi*r1PG?R$;aVTR5$B-t!lqT*hglv4HC# zqqZW_f!e4PP#cc~(l(a@Y46=Om&Jmz3@f34TKl(3i1cqA{XO&OtrFtjBsqhzn)cc* zAr92WBLTHBULb8e5=eXRHVLWi65>Fu{aYnOkXlD?l@P&c9KFScP+?%TAv36nM-DXP zD$OD~gPKV-vD4wS6KY~7IIZSp2DSE&Fj)s>lsnhI9jBd8Bcn`{X#pa+VHM69)HDMj4Hw!)atxXfgv4$kpO%*;NE% zkXyKvAmkQQAPRXEGRTp2cu|Q%UcqUgQ{U!?LXoTfh((%Ie+3s5=NT@n^eecKkj!8~ zDW1WM#06(duvxTx1!wBkqTe&VpmNV(CY~77dd6nqi9T0z_S+w{cJej@1w86d*m{jg zk6Uk`bh0<`Xfx7CA?(yDx^oqyv~{{c8@ z^jFGDtJ16bq5nJO_}lG48Kw8&>}?J*YP4v>S4Xc5UhB_0^!taL>QGy~)fKn-R{1hj z@umw6uXhQfPfFsIUNaT1cXa`8uHwyAyxz6+qw(OTSAIUab!TyR@+MEyv*At-Msnk)ID%F$M zD-+a}j=IuOd#?-<)U}Sf)=_)?usizIR&%pg?_9HQo}^K^-D+-DQ7iXbxv#aJl^d?) z+uVPh)ZFZ~33IbowOzADm~zdPe5>4ZH8-n-DK}lsUwbvfHGAp4d!XEZc1K$M6G^Lr zSCf#t2g?0t^s31RtxB(&blg4AghN_&%zn|}TZJY~Fzy~`av`l6O`255w|=3Z)km@T z^M-R!D=__d(;8@Vx+&19)Jw_nI)5}{3!_pPz71u-6*wof!4^0sw1Nwr5}Ls@PIz4i z`Sj2@IRY1+9S3Eao^42-r)$W-1Z}`9*bGxN<1@^W09qyqIBk{=wb~aqQ(EoI44_5P zHxOReWDVgDpKT!Yfhf7aHHIJ&URPws5UPE74W*MBsD0U>(Xp&cT9i_Y8Pf((4=le4 zZ0p|yWhF9DQgew$Eqrwe&_bbBQnQULR8sQ>tf_MgkdcKuaL~#?ow`k>ijudVxv~Z6 zbvE9B3@Ggu&VcrAAeFe;mEM&A+8dBoI+c*xWt=9i>lyY-2py=6N&)pc#&00C&86V9 z_imd@J#Bu4P%Y&82B>xPRtXVGt)sU}i0b|xk_>Z)NnPoUZ8#3pMx}t-k=i6gt1t8pv7P7w#}m%)I_BN4LNnQh|ZuEbLSvU z!sH1Mn;(?(*i{GMRsPSJ=u#HbYEO-^tU!`*u(m-b*mCgo8J6yT} zQmb@cL+NC1N^iou^bM#Dqa9%wU#OmE9<30l)$?3}vXKY6Fm<8ApV$3rg+G^|Y}A1+ zK%G({wCYbeRI-K$S+n3SCAc{W>S<^zqOldLu=QPrAa6Rqq%DnbHXv?HNPFCv2&xP5R}Go z2Yj_{B5mU~2!)HY>cQhxzcZwTISw-5md&POhP0AtVWY!nCep%2Fow45uQ_D2DGsNV zLpDKkD2*Jl37W%bhTHo`(vB)AO9yaKcIX;9-C zTgYRZp)AY@FC{ZB12fbKG6aD`_X|1|3LMm2!vrJ1>ivQa%OkCigMsr=>zYn zy1NJd1@EB$u2;|WW7qp1_1=?<9LLV%LVNahhVXU0fB*LF;qGtW(c15Oj{@_4WRh}l z6btA>umRBk$_I(^_Mo5;hyaEF5n%ATvU3kkt8E9VI^IFU;L`{&O5I|}fIzYi;0TUh;K*3=F6C75MnhY5VlM{x>E$jivgef?5 z5Cw-GMABGD1}IE2KtXZ>0Gjw^%ygN{>&6n0!pLf~GIDZqq?1w<7oC;=oyY^WC*PiO{#2~h$_h>{QrSy)1p02AuQ-+s5Ja>P4# zcm2YCcXrkMpE@T?X-*4VD5V|mKx>wT+xPXogWE}|Tw^o0t6%#)Q1`L&Z6E4d0QB$G z&iUN?^`?(d*JV84R~*#FWNg^g}8SGFbj75@vVcy@j)2j4Cj^qO~*5w z+U@;)+kk;HjrTQNrgLx$Fhrn*Eugb-Wdr8x^RT;pxBrf}_0~t@%>(Zq?2zVr1mV4( zs}|$XZ!zxQJ6N=RFE5=3M)|RSjs5Lg2P0RI_=tNT7ky}rUip?VvT^>v=_eW0n2#hd9uimDc_{;{Eu$?{9x+xP5yJLg)azu>G+DG4vm~fSaET zAhhrA?dO{4jvuwX^7%Tp?(cs6FpvtN^`NnMx;5QZP0r23Bvz2qoG?uR2(?*hoFAaq z09;PP&l!2{N&S5DsFQ|6fHW+;zodMw+ooHqXt5u`>LN}*!0q<1|4`Es2cVG1Er!~% zA(toWUu(+-Uu(+-&Dyd-v$kx|tm)q75<|HP(a*rwU=|=12G?8b=YcMdl5^&+AU_5H zklTa;5P^2BIiOH3PpI^MN0Y<5x+>f~P%V)-dP>g+s_P@3p!TsQ!Qu^S-)i!Em-LeM zttP#94>X_WZqRV-Yd(=nL-{G&%0z{Ll=1D~R~k2=={bDw?`9j2K%@oG0z_;_TBcwX?hg;aM85

E_=Lnk6Q3HL%okj2xwn8TY2uZVE^Tkmlzy3*?M5;}m(4k#$@f2e#< z_*D;RNPO0h{P5tG(t2Nao{21~3PQW4W;ClaC+!MxG;7mJv*tq6tm!t*niEa4CbfTQ zJn--R_V&L1dk>#KNm1Dt<9U}<2!H3AZ^}c?L~RcgAL@&rZ%Rj$Z{(%|KpGZe#LN{_^qBW2MnQco%U62u0ubUKL;|K!@j`1nKhs(-&b3yh?c`Kx)VjP- zzVkI5J$!NT^6WUM0c*IB4qSorYQY*Vpa+-1yqa(s%sbYn-&;I7`7DXg&L4$gf)EBI zAsnfJlGHopN2~FqVM@G)W{o2^P?85J$-|WR=WsQe(m+WWq@)Z};$2HtJTXj8aBjj= z6Pg*r#02LhJT0MFF-%HuPQp_Xnvpsz8g)oA>Y!kFeFfx#Rmr=m&CQ>BSKGPWYZ6YM zKR$WlYkhQd6g1I~j!w>w&yT&Uz@wvQi-(Us^LO!V@yWw;@9^aF7v43ERxjf77vy4J zK0jfT^+x%`@w10VzP87Y{7d}fM@MR-;+ycPcaXHbQ1QOd5x-C|zw&Nqq+dT96b`9l z0jWZd+T|myPZg^&jz?!YL1$-v@q7HpyJkOrq)v*$0(GwSsn&R)u;5ISF8nY>Lj2p4 z$B)j=)i2L=#2VMnyedzxevwt_(aF)MQHb%EFM+PJ z6_D58*#`2uBU?bP0))@~y$XkpPzg}6d^FeEkJ#gTY&mVPmhu& z4UBV!(I@EiD6a#=I}n|02ci@F;^<^?{OSdMh++U7SGOVcZnq)z-d{a@c@h|=1JV0) zAZkZGW5U3aMNp!W#iN%Gy}=E^AsdiqPcF1>0MVNLZHut7u0a$wtw9tv1sSn8zWDU` z?D_G9Hf67YG-@`OG{dYDbjdc5F2FOU)Pl)towj=OUwE|wasnIb%^=lJKNFxJ-2!By>CtED!vBQC7V!=+ z#8c^308R7>V3Z+wzy+1Q^j+J(I*fX?L`1b4KS}vKq@uo z7-?=B2-}x6;0}>LplH=N2Fx#^S3!!Dc#-R`nS+ zP^xFOhSJ@t4U~m=-TnwF@#S>Sa03-2UT}qp7bqKDVXt*fTi9*ghP2Tbc3d4!)pHey zkn1Wi0pIn>!r;8FfdZ0fa9oj`eE{LjTCX8e|Fo=n@lVYPAc!GIgx}$DU4(W`Yao5sw1M)9!x};d2=AI4o*7Kt zWL$!C{$YR-Yn;GZXe8jG%GY0vH$6$S$DP| z0~)Xe8Bm2S$bcwpAX#;dBRcn&0bCi;x&M);Hz194nrJNGx{|VRBC#5{1GRBeKy5q{ zNZVWrq`h|=kBS8q4^~0}wf1k75b57KdaHy8PUGlJ5>neG#DUs)B%n6N3#5%l0%`Bv z#-rLUAr92qzg0p6sde;L2@#ye(OV>h*tXS%%%CP7Ina=+G+U+_)J&?0oerm+P!l`B zX*D-9sI`BD$vP;b+`0bkIPHWQ8D*MG3lMurt8mVsrlB}c8_#D@GpQz?JDhexO*{vu zRXAr*YyVc^bXZMGf`ha&%4ifFP9vj2lj-&q{!r!0r?Tum<`}jThDrJ2+5b)={VP{VOHAwP3lOLfp`zqK7FK||D#du(0~4q zFa3k?w!FOHT!`B0tp|F_x5}5PiZ@+oc)jZ^eNx({^qQ%7Gv&)%#ha^my$k-cKNz7~jY?5E{UOQ)d45S4Tha^M;#DX!cH~YgSM{ zrmRqJ)=)q8x-0bixYSXXD%Fp@j)kDEbkvoO+IwY?pssb)wT{~BEIwz7m8-4hX0P74 zX5TzXqjI~|+^nL`{I@!}ueF|)8?NMA<%+Ah*=rN#X0K|yW{oiAnk)HMx#wzbRtZyX zx|+ZCYKCj}(tUcS35m4&Cz4hLuO=abi!0;$4AM$y!$$`0EF@u!RbwuYy{7)=C$) z@$J<Jm@asf9uVj8+V>)nBL<;wq@6X9J81vZ*gnGNX>JEkLiKyb7o*=N3j?OE-W@ z+~;!FO8n<4ppix;9&`z#h1q)QavPn4G*Kv!-lhC1O49@iMswGu3Dh%@mx4rwWe%N#O_4^(O? zh^sg)g62>fIb;(whtb9%%M2P|NLB}T1he4Gkd}FNkS1ZAA+2OuSnV*HiL|g9j7DLc zA&s3Ih0)=(2%`fua>yo(4x^1jff>}R7*?uh*#3lS7`8C^OBl9*^a_TnfFV|d>ldzI z4AXcXV60ZWuA{u8OlajXo>`vL77)zmOc$?JYx&# z@C;>PMp%1iTn1*S6BH;`aPk$XRanDlmwc>Y)Jla7kV%7j%)kKTb`JggJYe0rf> z8ZrX}!tGoqsGJI!Q2?Q?G=f84aUFy1=n>fGG>PTdFX^@dOzi!4J4Md8<7TEg&` zU`?G{fOMEmm^%=(yI5b5l7@A43ui!Sw;%)ByMYXNI9qfEqHLESt#k(bpVv4|To1?O zHweQ)`AeXx7kCLWV0Tx1560y$;k3{H5NFqc=&23%lEf z<3Me4ETDFzHVF}&_TFtg3Ww=8jCY{c{;f7dkXlC{*g0Jy)Hr&Jgt+Lo9<5(@J%gHf zDPLQU)hXK4Su#VD(}aahfaGRmDpYGssB?i@}dqfC=&0U|^j z-e1gOG=rMv+=1G7K7*P`HSyfxv=eILIXJDtIfGjJN8+r5G76{b-;UExsF6{j$qWbc zMa{#}{56#SxZk|(nsMo&fHkggK>reCkR!H`{x(hnooY~DaD}4!0wW<_i|Vi7f>JWW zg=KjK7ZQ>gEGWe@n31^PYza1tmapJU-CFc}#uxPWW-t>^3~SDe&B7CXt_)HBi`Bh~ zYQ>8K3dQ*yP%zLxL+NCP=Q-?Qgy%MBvV-nxa3+Hr-gS6B6!E{XT@E=L)iu&UoMsIc zmw^^2EJpFTSM{&TJUr8iZ@`;ke?!BJchAA${t22j3AloQ~BLLdSd0z`npYa!z5DJCTu8+|{=or*7ev*`n zb6(Toe+rfjROU4U$jk~Vh{x0!Kn6tKP1uH<#kqmz#ktpFZXs%d1cd-n%g_M|4hxv@ zumB1U3z*=rg4ATlP?(%BL~daZKqgGVp@S$m^dOSPLNY*Mk^u^m69CY}FJq?5TwXWU zpkxNbAgF5YfI?U-NPr2WQKe5v2}t=2qFOfr2@nGJf=mG>L@XexNI?l8A!0+l$aq3C z2uz3)Kthy+P{_g(q6C;wH~#k1BkH!ib9d?&_S4x_^MC4`ETuUuaG{iT@jjGhS-5@8 z=VwpRLcLkJtj2xr-7C6QrRSqS*R<<>3xJN_+j{Zv?1K4RJbv-y;nC@tAI%!@`~_b; zeC}0<^DBT^ufLy4IT; zrTLQ=4`C%z|C7^(TaIEm}4>t=pH6pSZ_X6ik3{@evD6 z5JrbM)0>snqwmS`?eCsv?|CKZGacg5)2GKl2nFEL(K8n@@{<9C_Wk*bToc{nXAh5* z&)30WfA{N`ZBz)Y2aUy#PadDDCg;gT5-Z4QPMD?ugxah$%DcgY^8F*9-y_o7)z3Gt z5@|RDNW;PdLdxg5Z8}+nJN*b&H%a;do<6)d`c%^a2cVG1^?us2A-DhOUu(+-Uu(+- z&Dyd-v$kx|tm)q77CyPl&(FZuU=|=1=9R`s%&p{!{DerlR+V>`&kaKay3m?kmP?^9 zFo5Tp9G>c`aC)X%BFQExgq^9bk0ge)k2MLFOS-ggHTgXyKcaoBN$=^I=JT8e4aW=3 zCvtfdKV@5~ln{_Iz85c*#!YN>jz9am*#;z%W&yMS5uDJtzv&e?8#+xqx3JlUAORY~ zNF{7&05iZyjLX6g7v~Ch37Bc1z*z z+6{UORX`bNH*_Z>G|UcQA(0ml6IBL8bAUT2elErxhSFzHj|{QCJW?GX0Vo4QI;Va? zCn7ir=OH3ULup;i@i~Q8gy{UO=UnTpv`S!I^G^wmyYRJw;^n7G2gDEcfQAGZ{m3uQ zPL$S{y7T-h;62l>sTs}c%t^aK9L?Ia(yY1AG;6v|v*tw8tV!*^aD1lh{kY}W8|{B3 zS0H!T4<*LEw~SZ6NdE7Y zKh|wv?5CpY%B+s!z8Rvt?dZ76i>MmgvTmm-&y(a@I_}aePSUuKhAJzgycou)ZgLn< zHOY|0Y0^y1wRBv^Q{Fa39yNKwh?^>ox^^0(teW~M9g3!@+iU5#VAArk%%ZLu7;#;6 zQQHhjRApT?HCdY`ZMI9t-&nSFIW%RHL~&E)QO*=b-PnSbDeTH_9Ex-VV_Z#TSB`a* z3^^T-V;;3>J4XDaPo|--nsgE{zKSbkFdburt8C(^b>wDQT#QNGB}D;PHcoM!S8dc6 z6WEfZf|ETo)M=TI$nP`?SX^~&HH=-^oqc$s;y%Lkv zG({7oeKAZ^TBJpS&M}sR|2*_#)XPBgq(OYfB*P4rQ(wkeH8j=r%reF{kLfE)vL02+ z^C3c_DwsVbN!b>CS7KSOf!RYpHED_hRAYnIWmOGpP~3SB4A|9uDz**{8p02@wbWKsQG^X%&V#JuSs7bma8p?R;lWLlp;d&N{W{8`br4I&Y zEQ_pFQ8OlOR5nx9)pb^l(~btD>^r=Ec$f^hnt6=(+Dsj;K!zDE+60S*bHTUd4kt*7CVc@id@#XT|+*xA|q+oGd611 zLzKEK>l|`zpSs`M! zqSv$E9x{CDgc0W*lAo77YhsbHxrj5?%ZcqweLbw6hPKX<8vTu1)`~R8-K*GA)OizU zS(*%Ec0IyX4M`X0I6qS+J3Kb1YzdiYrnt|#4j-_&o`n&E*;Umzim7D8r5kLLMpHFZ zZt26B~woTpkZOe3)-#YK1Cx+cE2pE;xZ@VK=QY4 z?1nDEw=737hRdYt3tXNWiIy#ORW@wl*(z7~ocQx&+tkDL7|ni6imJqmhaRzAZ1d_W z$M4Ew_*}$8n(jE}b&%>x?8^Of-3AxiWXh7N9nj>QakCQ2CNqutyh{4M9wt_l-I%>b z9_W|_h($09-YP4d9{lrq0<(UcLJHli$J zlM+k2mJzqjShZ78M~EX**s+bNd$g(;>w1jiBCV(EF(GYUH3fnc6;+BRXR@29QarGM z5R{A=$KYBzU&Ozb+l(8t-R>)eRlD2}~y* zj2Wo2v52q7#cjuFs+*>b#u}$Ak8!JU>Z_$J z>J$^{FGq2HMwTdY1XF~;BI2JGeeFDJ<5~yd{Y2n5Dta8&JjW`q??qQDg7^Gu#J|{0 zRQsw;aJ1_vOM1r`gdZ1ySVCE~I7{i2;+*X*%d{?W)CtnbikEi-79m4tvYL=_mJ&^p zt%>!w%QkRePajuo@g>+G!ir--7?>qbWT|C=Pp&6~)pS|cW>pszIcWw`GVI23QgR(( z=!Oi{*yq<{`*VrIvlEE2wj^lR$0?fyB1wIn4jG8q-4xk0iQSSFa%d&4OG-*SLOQKjPGYnP&BZP2#I9!jkc{0qj+`Nu zkNpu#eHK^Ql(w=H8@jq>6M^quil#!bB*x2z<9ACI_0d0n!K zv8iIn#Hg~I6gpE(E^{Y&G3QK3Pm~$Cv53?uDY=R?LemqLo5&Hy74ZtvflQq_*7~(& zo=pXD+k_ww10XekvXfzrrUtv0rEKM55eD+JX9zK#NNwI-lR)daIP=UupV6M5QeXO|JXsX1%N(Ryr2CT_gM5XvG$y5-d+9_!8 zb!)ynCz(&mo3*eZUqeEj?7OIXQ=^s)8m$y>u#jULevu{|l{wxj8)2|v<|b-7B-kQ`oVpFFh1kImBPu8g zpcE((uQEkw$v&kdMle))li@>jgqK;N8l0_h=z9r`7z;X@hA1&vF2qvIz066I5^^c~ zMBKwP$FBri%(5m)15y=i;c_y&#NXidRI}n$eM!(w+$Mazu@C`G2u#6VCYL+|QJiMV zkT%RuiCwv|>|+FPAYIGiiK&mpun?pr=z@u24wyPtKZ@qjI*a0|sOVI%QQSdOx{+0-EwG9Oh@RVhmZu7yNQM$%?2 z=9uc8hLC96Q*R-5rOrqpb>wP?Mv@*en(~>=d8ZosS&!6Yy9qF9HzDrzt3#_%$}~T+>RlCU2?=Vl#p+rWDw~uaX1?y zSrIYPzGP{va|t5+GQa(UyZejb__OKZvy-Pk*#GFx!)M38{_yB5l}7nFfc=MD{<%1O zc=qJ@;@8iA@ciP_BmE!-6n10@3Tr||j;&2Af_y1yY?d8Z<&vzF5;PP6 zAzIaJvX7RwjTOxQ-qN-e0`&P3&Quw78EgqKba{z=s#8n=Wh+%jK^AKdJ`%s5TT-V= zgq!U~hpUbEfa}#I#O(?xy-50Os3qXe?`PSj#v>cOGD@8XL3s@vVogeLjBtb4Bgsyi z-#3>P{!iA(QYGP5Y6&QV%2~s(|3H(6WZ`t6)som6^}$Rob`e9_;%Y(Sm4mV@oO*2a>sj*kZT;CC=7SI~*mHbY%pH`nsNN>Nl1)FBV!qSys5ADV2X%dMbAF z4nGhFs3iW?GF?qZ4rX?Eeszh{G!he{V3%zPO9|$^NpPw9lsY6Pl_iHYg5NJKZNV%+ z|AXZ~`2#z=iFM4aimZ<<6~7W4?g>4m)ZB;}f{maIq z6M!BrZN-6r{wGUY#sJWNm%Uv~87cc`iVYBLCoUBkhKdT0I_}c8?B|L7ML;bH5U~Eu zB^BzzpTLPt7qlDxwPf%!1`~ZhL(gTp#S>PmKOu`uOb7M zlMR4=ZE4Gz1NyHJbf`JPK*XJp9!ns5UlayolW=$;r9h{|HaaaBm$q~%SpSVBK`-k0 zCDbZmgd9{DO#(bDETmPi+>;b~^ZQdvTY?VIzrM5;xd6JvWDH4*dE@{=$v!5-%H#H9 z>REV*^^)dxJFUIFKfas>f>1FlC7U@m$gl_W?67t#!yOxek72}`0KY*<;~aiUq;bB-@TD?8&6 z`^+j;QHL`x$G^7ZJGLO~>dO{3&>*#i1V%C{5DNnMY_Vs_%5ifDu}YmffiBrw6Pt4< zZpc4TIz~`{9iwAbwzL)0!-2bO+brQ+Kp!tzLX(V1B!D8@Ufh1!xe*VMlqpr#tiLm} z{=#x1NSKOWGbXYa5hB6O!7h=+PMP77i19qJKffgYS9Mam8@m;TS`{{+M3y_87DC)D z37MG#zp%7b+d}JqwY1f_1A4Hu6^H}+A1`eoSwJ6g=*Uu_3+R8nv=y@e`mb^-#Zn## z=ya#c32P4-zIc#sZIj) zuPsqeqU^X#u|zQNitsdharV2CpahBEcIB4W$gAa)3|Rl}(pHHE=)bhI9S8yRx0bf^ zL4f{GOY;tvxVmYV4c6OBiRQcXD4}+2Rz`fV#Ws-8A3L)08CHHaZ@1XPSn7zu`nyY8 z<`vNY0Yiih36@g=`a_cTmY5Hqzr$=S6)?!P1s3 z2J};u+fw%d=)bqL)%FAW-z;q>E&%;6mbM}SK>tIs36>gvK>ypNtqugxf1jMRM`T1a$te@0yW5YPI&GL-NB0@)`f&D)zb+R&K!d)+(PHspS!|(py zAGoeQ=)OgSIBR;UN8>1^kd+mmAP}+pfpJuX;uEqV5;67Q1C4#;uFtJM{-}OA&)#-) zZ*LRb+Zz5#5-!0lyP=P>gz^W@Q)72)s`d%XvCr$t%oP-LaGLG)1Yi1gJ-5F<_whGh zFg5u=Vw)rys~dR-sk5ON180qz-G=iB6G6V!++ISpw?(jhmcEp6zb8kNiXU6lBUvoD0N+f@870I6s@FgXEZBzWldBfJXBVT6JBD1TbP_vgk9Os6~3=t=#dVu^m z1z64}cK9##ZM0J!!U!Lbzn~J1TqLLca}J7X-pc%SKmY5@$6t6LNg%3F@PQ>dN9R3UOs<*e3o7s-0B~H7Qb%jIF8B4DybQoI(A}} zTo^(oV4}p9%R`9s5WcJkX%hk=o+QFaF<8yn5Ap*@W+MeOlN2xzHK)!Iw&Er+wGv1fb0R%I#ab*=&7k{hy9l42y%$Ec!=5}SQ*>Ns9Uz^jm}7C5I&CW=rNC$|a8$Ls(cHVTsDehngh z;z7ET2o2=`oEvLMCXx2*-5IKq(rwPu4U{`dC1OgoLC0+k)Pba26g0I2P2FTseo0V{ zAeSpBlS3R7;^1_21Rf~DBgG(v1{v9ehCm{Iv6Mrl6dI5w#6f}YBNy5 z=RiGCqnwx+>?N5t5UDSF_E01!07FJ=E{iFV*nz2snUb5Ol!Xc>O8m&DNr4|l5V2&_ zl89PLCQHh%D58?001}c^Cvh)=bXsw=yP-CfI(;eIr;Y$BrG&nuLXQwuL#7NcZpuIu zuvRh`fKlr%x6DwrnozqK58NIivp`)e%Eau9%qPAVg^C?FFmRVrf+BJGL_Wxz)|?2y zW>CVFN^YKu131^k#1f1zCowAI_5_S`e559c`jah^91Z=|6lfryq=zU`A0;j)2~Fbl zP|w*cCJV+v8|=-v7on%#n7S@hhTn}PF*l4m9itZlDv`c|csD`M64s+j4H!Q@IlDN1 zm9Mn^<+Eo$a0)Mbh`;Uh`KSBefhAO1k!zZ$R+3vqq)hwYKRglN#l*5IXE0d z&t5)D_Fh|xZ#~$*-DcnF_iqp9dk>JnIDYW)<$vD3^v~5lUSmjC|7FV%IV`tVV;DDM zna7mwul_^2`oDYkUbuHjvT^gb^e@gd$Yya%@TQiFBTOXY~J>j*IA8h~E^sWE( zTOXc82ggq@10Fnl^sU3wr^jaxpI>aZe2a$Y!-r>&_O?c|Chsl(4f?hKw|KI#{y(<< z)K_d%;bea64?AB!xV&)AMIoE{agCQ;tk>?{R(Eela@}qm1lY&<6`Zhd?BBkB^VXfk z_~_&@BjNh8iejUP^XM4nk{Y@e<4yvV3J(ryQ^$arUwv}(7&qqO(;dIMbM$D(FC-ZB z^z_NDUw!(>Od6ATi4RXtKKYQZuZ;8Zf0c1u{x54ful!e`WA&d_()wd9Fk2eOj94Rk z+h57w?O%Qcb!K}o_JM4F^)4)UbE~(Fac0w-FiWWf=Da0!skp+Zv^&~_^H~<0>cAW3 zLbKm>)%UnL*%Y`Nv+w(7f|FJd5?+5b5GUuGN9H>?!c1Gno0W?B)O-s==q3Drw zo>o11@EO`T}vDG z7{4T;d`mZfm^w0(^X67&Z8_xs`e2qk6;YAVry7NundF!k7l(`-Un<9zv>8P%JmqAG ziTr`>89+q4t2iS$(6wI zms?-(?%e)K@dAEQ#%VPmxcWN;mao-^`caS~_cqSa6VKko6Ir>eIJ>aq>X-amPWu@j zWB=NchXmS~YqB{%=I%L?n9zW|;js%|`QzXZw_I~rh*t+I4jFRYoIH)fu}`@uk;?~T z?pfw=I1f%_a(Zgw#%<2F^_*do16iXyN>R%xDemy)DuSWra(p68pHC-Gk3au>{MB!N z|Mcv8-+sW!nCGu<-5bCC>5G%a+3}P0|6N?1zW9}k@4x!|a^?BwTzAJ!O;lTzpU>kT ze)n$;t8dreNW+cG-^r!T5|Wgcb!)l4ORjn4r83U7rQDiLF+Z1y%8h8&>qxn>i;Hwi zc{x`u)#b)+PGr@b_2jyA3^lbP94!3d-gN8sxH!D^(XBf-7Y{zVy*L>6?;afP{mc@Z zo^xLn2RJ!t$9l{uLb!#aT=KMZ&6AxxP-mw`20XLl=l6`LxBz?_ zhAii?Lpe^z&DC7xFEb+dNpUEQ+vVko(LN(xDmM}H>=O>12H$UQ0Z1@0VgkvTFS({H ziFr39PdE$AL&;onhaKcTHeLiCt*oqnR3?4Vimkf_0@lWamBPV|6LT5 zw@A50OrGK=FWGnG7|@pm&SP=5m&Eu7k6-n zEw4#&0eeVWfuXf4%9kp_Wfr_gkJI;$^m$Xq#Lsgm22_yWAR6aK{Lb1}DjUE3p8- z-}LOh={X~=W9IS3g#Xn4{-N9S7S=1G%oo_}G}vx8!C z?-DmL$&E{eSeF8?jjLyPR*lCe7P}dbqWb$30l~ zr;4YQcmRUHW5qvNXA5pMY`7L~z5EFQJ8XJ*8m-_hi<;XgC9_s(ibuJdA8gG*W#XY^_*NP$=ilymkKGl{GufKCs@2*-R3{br(z8d`&lA`D0Jw$~M%%-r&Z>uHn&O z9;lS3<8j_tBk<6otm4_YBI9K!xeC$!-tT>Ow&WXe+=0(n^IvoP{#w32Cw*+{#W!zL zgtxj{8@j&8KFF#lH3MQ((b?FgPoGzZ(k)oKJC-bVe~{u}a5M2TE- z8*$exhLP)S)Me&<(QK7#58PqT|4NiT&_%_j65CJn-aU}x$YGUOMsATV!4liXSU~OhTd<7 z-eEhm(Fq>ivGRGNt8$mLBxr3brij(sB>StNt31xjVos)nN5;_Ap2ytkN?wDO*Zz2l zD=Ejz`JfHo-Zr8ytgH69co$urxb?X&cn`1Pnrz9c${LL7lEUR7RUS9S<#{(D_x~5gn%a3&{NaOTX#6Y zT!r59etywuDyyf&?o*asl2TrUp{3vm!)4Oe%L>PDA^TxE__}{+e z+%ThZF`aKy1HT*Ql;jJfj;ykYVdODuqA<83JTif4$35wIwVHCWn)jI7PToI#)3ghH zZyOPhJMahv&#}7qvI*tzG&|Q6a^HT+`%t|0RP%TUv5MDQrY*f=!(^9uQ4o&*<3I5N zLQ;#GR>YZV9^T+=InQm&V-Gx1H7m$2hJDK9F$k1D>0Ff}uQ5<%Q1b#gMX5Z~K*i!J z8n$Ft$k@mzPZO^!u);`)hKDV9bdk$;c!#B)VBTSO>&~$F?Bw|S`wt%-ytp{u`}(f> zEu-cAG}(LcI;=eTnv)NghwFL%VPajQJg=&T`GgzDU95KA-GA`4|J2T?os7=j-UnoL zD3|ScJ3>5I+)om7byo3;1P{$XW=iNw)>Z0k39)ip1J%k%8PEC>5F>`yb26{zUEi2H zk#{nv!az4p!ym$J`F)fB{Vf0cIr+y%l^uWjOdgS@JRlZ9A~hq06fQzFQJW!8TM#!m zJZSG+n#K=Y5NrpFUJx@N{>A&fgx#cGg*;;~u82IGMxc}@gjrYI?|pIQ7qIAdK5xWe zZP9IBl}ypw?B7?xqVwX+F!JsUr8Y5DCUM6}*p$m-N#d8JBFWQ@Sm3u&|F-}31ueRL zCg3QmQO{%EBUSrxg8|M-zhlu^jR^DiL&+oXljKX~w~Iwj`XouXK{Mi37_3j+%3IjH zuY={r!z{)o%~rebFKE$s94%*Frb?c1>gAmqj%AQ{Nr_&PCg3zP+Y8p4l{sL<8&MUD zWoFck_pBK`^CwjHpjpxQ#J99UQ+Yq^_OPR?K1&K zZ!F6Kho>Xk*KqWT{Qz%&H3Oa&NlSL*io#d*g%M_~MIh98OEg`YbS^+&<* z3xCFUcI6S)U4nF!9&%oixAl?~!{2d^uu1tNZb#mqCq2`Nh5FZ;h_-ektjYJW}dg_?K^pkujC~>&U&IHy9DWe<<*Om zT?2ITjTpi=gL7m%ry`e3C=_FYD2}g*q9VJzeK^L%$?_dejV`Hz=!svkm!)!>qi(Wn z5;foz(Iy#_u4biV!{y4kAMD@a)M{4Xut`Z~-}Ut0!O=RQ4x$}-7lHF~_)+q{;JZZR zY^a?vL^GH^F5-;gQLV_D1czw*JhkwZJLq8chq;pH36wP`X-9?%^lb+hCzP2?7Z>>we94D zx4d~pVKt;+A32Im;4I-8SYBCP?{ILucTmNSFkBZGJR&Qn$aCHwWv2)OsU+g*+JRHj z@$0h`@6V~elPcPI{Dvyp);$rYt3v#Tt%?ZFz;heu9z}@~qeEm_&sp=RUyCUrVs*bB zRkX8P_$I$yR56W9UKrs~ zzSWhK-;p&a$goqyTr3|Mj}#>5KEaa04@l z8zhFrH<3_sgSbKwiK2jjC{hF{7bHR=zh~{kx4%QR-}O~jSGD;zOqZ*BAJ%%;`#kS+ z`2YV8=)f@LI!^ht385IE-nCiD4<3E+{tq5M{BU(@a{OQ{_|5!e$lC&hSjT=2?^b~< zc8I20=ZL7n0X5zg4JH%W@%T4HY0%-KVjO@MaHwKu;0%{S+7 zNK!T-DU(mo?n5Z^glZ9>dVbN6A{q-Jo_OqzNlMyR$I|HN>Z+A=lG^CYfscqP^SBg& zWFAb}agZu4ulpory*obb!xan7C;!LGf`9Q3{^KQ6Nwh4VIrnC#pT0dtI{oKQ2W*X& zA@^3b0zYIUvsy?Cq;o+X2S^$nQ)~RHcRpR}^ z7*Ca-;MOOz`@)Lnu;2CToOP{O=TaCohPEcnHcCF4Q<}B)rYYKd>`saRQkWHnnzbFx zC+wrk#|ruWsGbFNC2giEfR> zP`m4+3cf{2A`=(Xh#LB*!@G)9`PS>d^jplk9m_fN-1e_^hFXsDm>M4f2`h?^6gS$5j05;SgQeV7EWES$>iY!eX-?Gig}!O1 zNs(_nqFeX$3t^~{(FoV1&zm@EazzMpKzj^{?Ie)33$trgz>|-=^``D@sOirk7S!um zH1FtH(%%Uk_hM3r3E$O@A*EH-^1g27yiWGKE=z)!ZtI%J4;m_sy8!}Yz*6_W^b0%M zq+Ju~4}KSI&Ow?sMg?)QuxPsL80&yQ*w) z4a)1zJFe~eT_CyF$RnKw5P4L9i7`qKJ>@DTDcZP9NMGpK!a1`qot*TY9S*zQKq&_; zobmXbnrB6$SN4WHLpQIbV0QpdkNQs=MH7U7bRk9_Vse=8`A~yI^*x5n@mrfMWoEi4 zuu{a3m7&E~GyMV7jB+b3-ELbomUHm*2WQ~vm3P}|C==KMwS^(Hst{YwmI<+Un>Uox zpqP)jmc4bkE&t|UPhTi6N~A=;+Z zI-^y_WkIc6*l6(SkdZB^0f7M&%L>Qo4xbu4y{~7Old`LF=*-sf(jgi-4=6IVPRFQ~ zRpd&C0;}^1czXXB_u%Ojo*Ve7HWA(LWQ3wc0AM{slrL)%fKxg8^O6p8pDwRWmlw~S zzQ&g(a`4<~(UPrq!{b?(Q*7OGrWu!J8kx(w8+l0jVA}LpQ zIB<*&iU}kqUc0CB+$-;P${T8rC?)j4r2!alBxIBsM^1*Mu2}%Vu{pjjwCR=Ly?pjPxApn7JU8XeI)g*GsC1JUm<~-hwszV)W?eTB6+g^sjop0@lD?DYPG93o z6FGS9v~)Nu?7Gi;-k#f;gD67G73ogoT9A6_Cqc+$d;{dsY@Udy?)p_<|NB#T?(|i+ zdN1wDDFSO;k9{UyhbU7P{6Y}!c3byUqxKZOXHid4Tw0k%-W-2oYy>o^m@vSQ18_FY7#Kq4}Tw(wg;Lbx}VR zq4`rec$;+v7}{tQbW{qL9+iN6yFu>^RRs0;t-fFkF=2;0A%?cP;?Jc2>1{Q0-AXw% z3&*}f*DXsC{0^d4Q^L0u1P%h7Akx`j-{anz-IB#T>D6FpGH*{r9BeKn-rB3a;oIT# zZh{TUMoy#IAS8)`nzp*!2lR=;1SXm4R<&xNPhV!+d|OvI($NQu@Qc75GU~7$;VtO8 zbmF-~L2Y{LYp;G|1U3jLg4_yd11;HNjuNBBQlTCj)G??aXLl{9rG53{(ZF+5HuOZz z_*V6ZqkSOB?R?kS?6Yac@VGCh-Fc3WZOa~#*Z6d_|NLuzW+|s7nvzF(ed9mrXlD|i zN;%E0C;HK3ws%ZG3P25@KLr{9CmJYZIEHIY%UG-Hcky7?VgM;7(K`u>21O8N5>Y6W zFskKDN+nc9F7*f&>!L)EyyoE|;?~n z$Bvj9AuwwNVq2C@dMDNf{(*>@2o~v&Uk|lEL3>PJ^H{uit+B^Z5hWW$pZ$zh zx!@s5Ny7M)6UxG5R^b(SwiV~&Kti`@an1WVAgl^B6hc&)$Qc!sV7H3CmyDtN)c0=o zn7qa}>@h8HjqUWJ*`v-iCY~bTHY7kdnl<*+fCNLvnq08JyB9QGzv}CMzw`OHVqeGV zd9ATWXup`RXQpMPcSO`Mgky~2At5vLIZdp2I8-=&@v2M(vRanus~R%jmW@ymeOG$Q zii;+}kPr$twliU|-i9bRTA`A#agyHQuO&rTy_sS|M$X&%aVu>WpXeP+sS80$OXS$J zueqLQl1GpWqTf}m|3~kfGL_fH=`?oqiEV%HkL5jPDL!LGP)55v2cjg+AGikKFAA;= zh=Nwh2vxtIB9us%G;VO)m^kW7VjkfFDK-*Ql~~>f2vwMkD#~9nl=%J6?__iaa!}Bj zFubgvIL_oVdOrmu3#urrBhciEmer+zTH04H`vNQh@AM%pqXc>aqY-F6wor3@~s zg(vWMbfv&`sVbS(>shN8$j&h!j%RFG%H`{o^mzeB5SvV_YizIuj}+4_+7UFXq0La0 zHI=l=Z=7GOp&bNYEAj)7!x80Uc=~iSxMPs0KtD##9#fAnn?*1>b;BO+VvSerO#!LV zwE?Oy8(65i3dLyokSQGIRRvsA!V}=|4?Veu-Y+R=gs+VxYjf<; z+-Du@4K00nZx~wIK^B|oeD6L_Ln9DZIE`V$(2YRhVQp!!8S=EHK%h&jQ26wQmcF7# zZ?VSEDhy_sUf(_AtNfxi8GVkMwa#8n*N?(sg4$HKgs*Y)O2o(=T|H*C;a=C2S^cdNh=Z! z$Y;*B`-3M$I~!suBt^s@i`dUZzeyX?j7@cdb`C|c;5Xj#T9Hk95uNA&z+(Gt*&AcXmxM!g5qS6UvV1F9$GmK?trz;*3A8q8f zZf8xjF{?7EC?$k0M%-a8hj=z2qAZ&Ls^`%J z*iXRFl2`QTHr5#0Kw!>!i4PXzD~$9-aBPt|@mHL?0c@X781{9Bh7(kkBc*~USqAZd z30K5}w?@-!Y0;`;9JFCJzwzM@%j(yDO&#$f&m4yLJ&Uzwm%i9H%`Pe2e1XiaZO5)3 zO`^`}21dyV^*Dq^sC0>sx0oNzCvd){ujs+-Y+Ls3ao zrdAjFun~y{K#qFCR)e2E0GX5J$QMHQ1M9DDqz=mU`NAe?O-ATu-{BeXBB3(Z_vnhU z3lec1T2LLw^{Sr5_uu)oV}kLOhmRh9@b-I`Nk(^>Wc=dUVen<2iKlT)FbPEpvVcAhpw$vS~c}uwNu1QAPSI4Tv*dF~S)miPSs3FlJ>!Y~3 zjad{3LH=@->$>k6`E*zqN9mgM(}QOy0yJR zg%U?@SQv{jfaREmyw0$`uwuExF~n<)|D{3e_wkS$?M3$mI@;GP9)vhEo<$$`gtUm! zwJS`qGSGxeRoa=US7UZo&I+k5r=+FWwK#Z3wAOuhV)}B&y2WdaDH?i^Ww}U%MuWQv zO%|e%U=avr)dryqkMmeLS!asCMx}GLsN!^<=;c_GH1}UQC%8f*ix)0tH zj0IJEl0x%z)is~4@3uSQJrzEntmrslYbkar{j?o2*QDDxO1x?WjR1&vOQ}474{H z$4C;QC{8*&n|n@3Qor)HQo?Ds?b6rzhLxtBlJW3w+tV+Cm9}K8quNV=Igm+#4u+Ye zl{!RKa&i;|$N#pgzwO^Wg_Wj1g@ZAzil^qj78k-j&`9DuLP{TeGN3aeASh_1*rP2) zm0^XIc3UDFl`oyJ)+4nsgSRrNFgJZbdnO~$bOepvr#4Sc@(E$g6p3ibEHK=8Ox<3yq3!4QpC9%c=DQ zs>#PDMz_*U%r?tWEjoz09+1oM9a*MH;xbKGuIM4pykcrLvYu{Yv1uGr-!zQd;S&-A z!2edi#NyNVubVmOI(Nc_C4Kd>KjdEqHED5@BICg)NVZ|CSlkT=OlH7M(xLlo=+3yX z^yNJ{?qB%7zq{bV5)H^xJacnT!i9YrbQ7I%+K50ZW;iH<^yVOUF;}NR;OhD5tlwVE zc~phggLBhY^x%Y7g-V2OpueK zQ5^E6vzg&=2-*r)0-`$^TKbCK#n3iAO^ga4t6bPugu*pN1T^Ecoxqx*#kyk^E^?9; zh6d|hkh4`P$rjLRltd7Z8ptkURa&tv%f5=SRNFB$pEOw=sZ07+fw5BOP-qe7>O?3OPN-P8bH*)^)Eil;%# zm42aVNWo-SegdP=WQCZzykNejSKpY&H^2VIuLSbTXkV35O~BBx+EC|!Wbc6&i&+B- z;J>IvEU8x!HyU^QV1b(?eYN*$s!XCJ64;0a0c6qnA`=uN-z8Z_yXJ+k>OPG~Nh40> z+GXRdSlH>W{MJ8Pp4>}c{rp~*KFw5oX8Ebhg6w|FKLxNWb-NLl>{a!r1s)!_#hQN2 zPyu$KkU)8EAaJ+T4wef#TooWC#X4yP9Li!Qd@|uSy-2g^b3`=q8^=z_rJZPmr0>vW z71y<_;e~0(&voE0qd!w{OGfw@S3$F*HQ$dk$64NxX0(fCjU94L@BoWNT0f{H!JCb~ zi1w?gdDRJ*au4MC*l^~WWu-6d4a-V9t702HKg*&l&rS+0LgZ~8*^cat38n@!Y8GnG zZKHwqNmy3;LLLljRYsnHTu_{1N+k+84VxG(q0cBV$?16Y({#yb3tU$EnWd*%VPF#M zA?z&IH+hpMsV_=lgx>8?Wx+{XUiXQ@D$7b<*c+CW7A(dyd487FmH2`o^}3%Op|qwo zEo7^ut(&RNLf-uovaIBV+;7u$XV#1|GBqOZ4FmzpS}+BoH;A&@k%Ji$eU-y&Rmg98 zvx!7Of6N1}J!;!@c}xcjOWr#3A)Cddv{p+sH3u5HW#EAvn)nS81&xBS97&{ln z;G2pv1sxc1umqx}M@^}iKx?XV2Ec^rpjb$0XBjUA=mZ+upt#mkjQvUt!gpk7LVqT|!1J+wVBZ1W zmh&_t#JI&9HZqGP75M5m-joDbpH}4ryt}tL=6wpI(9t2QG-zAN1Ch@3-;Z0|KXwi^ z?W^M>J0)I|K>_QCpLq7_Ffj&AiL>dAqnPx4n)_bDI?Tq|c9kM0ukXpP9;qLRHsmp$ z|KepzaQ<&U9Rw9N2Ei%>4bd~JpS2ljPLG@bJvJqJdfjZ`{JPHnw-5uep%~#4bErN( z2=@W{p`-cSggj_ zLF2n_Lq;d&(QPK9s=+wG5X#aC3x%Nhb_{aXnO#+bgjd>~n7mHAnX3sxyM7GhVj*iE z^CPP2K7F`@*`=@V4YNy&KVKxXGxbF#IuN$1waxi(cwt>Ua971$iLNPi0=RQiJOAHz zF}w8TJ(!*8i-g!SGA1#@i!H@4R6RRKDgr^P`i8XaNL_;;CWchNoop^jB{POZZki4} z$bi9%$`nW}8vxAH1+3wpH~69j7BW_JP?6;eL!rNDs;uFbo5rx)h=>asTl8{B>-Kmw zizRnOXufWz8dbEFnM9^yRyGQSZUmtiX-ojSdpZE|4~@;@;JIcpVt`B&dN zY344KsT2RaHCg5?1G)B@Sd5zqh?Yp+2U?*RgGcY&ajC}sR<->kk7^AAPfq}LCH`A6 z>aC11&l$kZgp4Zlq-TgxlX=OL3MmdESJUv#SHC*F_0_L`MJCd8rX!Bn6&bj?OvoM{ zpo*{sF_roTgl}Qk+y&K?_SLaGyS!@4kjfSJMK5L2j_@e)YQcR0=s>^DdcdR9)TnAH zlgqVLK;AT)q^t%8*UDrq5nd1XSN{Ir`Y-EBZZ;vWuX9+RMlzITAMooM- zfmfs5^>ie?%sOOKeJiOXLpv1^@base?7lN{W+Y22XVSu#xryL(^|4XRPh|zNrtho7u=bt;-(--avJn1BAKiwz(79f{`TGuMChGBmpWU!Eo_SwTb}jp`z#b}^!K zq9sUiTe8_^-{b|=>T0ekkL&uiUH^Od>&#qq1P(I@Ja$NF&qyqx0|=T;9diy1zM~%2 znT35}#kwzR?jLJBGCwk6tCSbEl}4U1*HKC6FS5KT=y!~LzBx}*R@fvph`Lv*5ma&y zn;2F}W<^!Hn#hgtQsT6OufI=I(&DA-`)ZfI#y4#;=_HITb^TYLw@uEK`qHd$IXJZ9 zsCO>6S-wWc+8PW5MPlj-Yz7n_9XF7Z)Kt8W4j0ii)$h6D~lV3$aI=aj7^=tAsaj!I={^GR4MeqTPL;oM|OM`fQcVZ4HLBmFa}kkbz?>UKq96}PwF zZQ-YrzB)d#%QSrU!o8$L_gyu=OQD3^E0mo7*G7sGuY1n=$Hq>#Vp`Le_vE5~;RmlT zER96N@nFuJ+ml!t&0MIl#@s(tN@;f}#n1qc`M_bVrEcd56ums`<3CoY_jbWRr=~~z zAuN52!JVOj3pa(`(9xtG>D-)OEGN>J6+wNm3%mt%nfZ4oW=oyDUs?>H?rtS_^GOhxq7K*BM$}IjTZ9uOleW-Ovdi3_86q zP9EpHY|!oG*~{xbNm*}b>C1b=(9#aFcrxdE_X+B~pN65;nIvQ)D1}cQKAW73bQfs@ z4S_;WjMBSGE|;jUH?;H>-S66U)c~9&c|ahMtC+r%qX;@{6w~mb@@6u?C=eR^*E&Pn z7*44hqjic4*K|+15-S+TTM5MhyT#ycqqqXy50||i@~K)T4jP-ih`!Xs$5dXN!={0U zny{m?$`QqzC^u8*EtSy)4N>ni>r8=N(eI+I>XPAi+j5!jyDGVO=X>9N>%I5Cb32Bs z%j)*jLHX_f+up|T(}__oy!Xv_#{>J1_5Htr`i z*}$mTI0FnyFvVDP#e9MI8cA^0$Q?3ajOxnLMH#<#Y@ndqh-%Q%Nq{bB4tX7T*~L7} zQRtZq!k+2Z5VyJCf!uT2SI0+oS);Vg#~XgAspO!K@g>5(dA7HZIi^0iEz9dZ;rQ4% z=+?r}aTl&w=jpHf)%}+K++W5I|3k@Ebb1w3KJzoABGrSwdA9h2}1?d zQlsOc<>Fp9T1W>Iy(g5ft=%3?VVAznH%!!Yr-bt{9?@+Z`b99&CLqU|Mzb!8%wN?^ zvs)mL=L2zp#xeD5Dvc@{)HbFl;I7Ja9)0J7W0v#USKc_xC}|;j zP8rT`{jcZ8hxf+{AF~^uu_B1|q>uG|v~qYNtXs3;HOeQbB8a4|DlR{soY_>EJW@=N z8$1_4hmuf7ZTcdEx>CPEUfKG(13v5xZIlf32>f0{sgfTWM*#3-6)(VCl$<9>-0`k$ zl(eso71>dAtOZSgCo?(`Qvvdtarc34n$GMJLnd6s^19DzKGq-KT4qXLUS+0#v@G+_ z|2bUsFC`m}&zx=bC$&)`0^XW&!R#7HqX6OcvT1w274c4|T`wv9Ut zY&?7<>o=__L$1xTqb~4$8)dzrr7!OdLrXizVmG}YhNj@yV0t!m(*o=Oj3^gTM58HF z%X2H)$kp)XPKK7gqIWSgH2kau6IVlv5yahKkYl(2IM1R3hBc4)ykEJ(&@wZHCsetM zA}3>P1XyU$m~UWGfx*jWh57%d6YUl&xQxmUQ$iI%>i2SWn^($BA?;c{os4>u+N5izJ|CUgYM4;vA& z_lmKHt^R=Oh03~Odz8+?orFrQsgKAZ`AnqhU^Njou4tUZ*+xCLC*lO~C@;dkGEY^M6PRHDqG&Y{l_sl@oh|Kh(ndv82}t7(J)$~;#r37TGV zO#~fd4KOUwlQarSery%beRUcU1Usb^yr^=S--g;SK+#!2l0ef)t+tZ~rlv7*d;47` zx=H)$_{dJWxPdaEK_UpWeei{bQO6O43^za~NE7+wbnn?E2~PL0={$wxr9C;^FZ{7@ z?U7h%#^MPcf9(VgIsS_PU_ATOq0LZFYi7)=@n1F~O&X^40B+P|h@+R+v_5S} zU&a0QUso@cz0k;Z{o0tkC&5m793YuP)Az-erjAicNAJ1Lu)s}X6p!vmAHsLsAWsh& zVn+1FJbUVTM^H#4^U4{(k4hSuYcYOK+jg$iZbvFC7|hz0!BqKIleTq?W{$gPm%g+& z3@h!hik)=)wdZ75rtXq?P{W5ea5~j^4a0!*X_^=~L=E=bJf&f!ui{+{OB`U_v8*{K zmo3nN=9V?g7qWvHI@=iG?WxMS&akQ}iy1*^Yg2R~0r0^ZHC_ob&Va?FBim!ZbKi(a z%EymeovvW&(%vwvv|#Z?Ff8ouq7ZD+a}w~xyaXGwq!d+DBVUVOAOb%w$z9Td^i@0< z*0V?pz>#WI1~om5`-mw6Po?eIkHG(!;8Es39&GE&7t^uYJSu+HaH%zo9s`QJ@qwv4&$6OLLw}TXHH$}gv!v`~@LUm0Y5}r!uAHpD? za}~B}in`s(F2g&QU54@0WoV1bF2g@O%l)Jh@5Gb1ObJ1Jp(vIbp6|BUXA4kFgVw5rXYUE{QwW|gn{`%kYffE;QI`SsyTW86C}z;1 z0|4zsS#>Z@+5Zz=@pLQ5B5`~B-NxCbeRX_f2kntz%66tod(IJy0J!KfsQhAxQxQO@ zIc%f*E<=*DJ==JYNy*E5a=1VD2maEMA|x7)r+EI0r)cKf{iQ}eu(WBRct6SEuMs+tsD~a5ossbUG%nPPD;NTt4$9~C+w4<>j`)~f? zJA1l@Bmd&peoYwQJiKo^thK!K^}bLV_FMGuzuEbs)xksH)N{1^0?fR;0tjGz5DSaKi=)TR%?&Vrx(z zY5^6=r!=heRXo_$D#J4FHCM;b#LfakWS}x^uKGa+@-eogV7dU1?_cXqtj?e=4Va*I z2O(=FBiR{_KsN&9QL1jf<{=}w&l`f&xk8umMuRVXt#4RbTJ#tj;5l0w+)hrkNM*I5 zxd?+EO6Nh`DKTcXqz$MRm>w_kE_p)wDjp2tS>y@OP0;i>4uqTHJknr?4q`joKIGcm zad|rF*5wJx95ZCE?gQ2}2ZhiuP&^7(h0BF4Vvvb_I7V>UMjt*#T5Tr((5En(T2ECA z9!q+88xp)p7xIT`CZVJc!ErF`m^y(U+|=OLah*RgPdH2NzWm{jP7tL7FZ(C=B77#E z#xZBO<0CtHn@O<}Pr6l}{jw~E^TC$M1C5QXRd`NO4wrDRiHooT4XN}#Eh1?1 zo;2{%?Yzv`ge%tgS5o(*`komt!=%jsrx37<3Ag|fgTz`_)n;iMWq-AH8b*HOE}VX} z0h?kOViR#xbo$_mVEqjIXnOO6z<`eQh%@^#+An=)A8v6?|Dx||C5A?qf!3F*4U$I- zdKv8unYXDw9Q0Xuw8A3QWM?f9;@HOK2#?e@bWbOZ!n)3Y#0^Hgw8;DZ#m7`pZxvZs zEHZtKZ&+m7DHuEIMYBl94B_z5TB(Q7cw2;FFqDWrQgx}yLUHd(P4$zu$n;e|804yi zg?RaZ^FU8aK*Vl{M|1#!*hLhoH3Uog^LMkzitsjOrElKPMZ@pX$Pc8Za`a>x8xYLt zjJ)q_+{q%-*Z77-riHIBqD4-%!2`1yRAnEtqQTdNjv?Y-Pb83pUVR{YuKSVee}9@Y zGJR+7P4ZbJHkG^WH}E;r9EKavoNgj3iH4|(&MBD(ax~m^i4CI4L}^&Y0w@{KEs&^) zb@R3asnh{M9FGtiSf6sFvF1%^@s#z^^G^bC99!K+UE_N_N?__ODmm9 zAVF1z8kxK7N`&e=W;JPF9V-LZ+(^Gd@?G@kiOQ`=m?DPU!u6kGSh3`mZh5UqX*L2G z!dSs8qi*Lkg45JcxyWe$n`2IEdOj7H6d6{SqcP`(G7}CTa?Y5-jsMjVn~3oFZtdW*Ac2R)20;Vghgan6g~#TZq@!GjS6th^18=qeQam*_6kFsj_GTB!yMD1)_6SEH}dl~$1KNh z5B4jL!g8vSH8k!Fa|tD+EZPd80xN+^B$ETVgoPQYB4DgpCTnmA3hjEOPftVlp-4;aTP@l>T)W*%|-!a zXkw&fT+jZRsmIDRS4Xajw!;>_N3G8SB#e*n^A;1yBK2^Ad|DF>=S!nn7vakrCTV$nVF*w_ z`IYYJ#8RsF)dqBtHHo?ByD@KI`{UTIqN`EF;7w|WZ(1x^MF3x~G@x7|#@S+48r2J%+*~H@_mHcUr2YDK+NH1Y4O2{uRAW0`|JCPh ziYU*UA}3%=VmLG@xQr`U859J)4{*!qhn!~auB#}OGvApY!%I_-g8-!m#==~>%ktW zz`F{Jei4h+^RwDK`oyv(r0>Qc^jUW}_4i}9#eF^qH=Xv?-uu$d;;An|hq)FhoZ@q+ zmy4K4DVudtA=5~qme)P`e0{_eyKluBpWO6=-~X*8c}cV)&*%D{zuiqQ*66=$o#5GZE~6~$ZB&fqEPIyHYf@SrazMe3Y~(6lW`UdN9TNHpkkCX)(q0HNIhrY3E)%p6i?Vd7C28 zK*orAFkp)Yi!EZ>7+eQl)z-OjE`o?>V~Xj^z2DdCOtI>8)noqpWSpUM8(N}owMC&g z3uVB~JVZ5m|5|q{lB6Ilsnm))%gFZ-jEH66xeN~+u|ki%%=_lZ9Z$vdHNIhrX_0C? z_!rF-;r@aO2sND3OO$h?IN`nvl3QS(vD*%%QId zR4*erGq5VY2@QUz`+*r#qB>gay5yxRx=qpIj%_hI9G<8hR9`aG_Ms*s(3k__@D%w# z=d`rLIX>&3*LV$i1Suwa<%q4DZMFpc&S3{SZC6q>zKwf9eQh8z)E7gR%HR~&xrzb* z{SW^0o5_o*gJeXW*m?1pcp5i5FW9#(gu^57t>00QEA4ZLJyT9bGPLBs2N#%{JnZz9 zsR#*W$m7TYIwKg(&C@XlWJkQCSUx%-j-8jcUVr23{~6$wB!&u^fq@b{2rEexfJRh# zVzjx{!vP|@d{+v5+E>Tw?1W0?90KbQGcwoFlOlu=ib5u!#OS4N(;%dwU_^z1%j1*+!DP4~Rz|f23p{mTP6h_EmAQgkT(;wGITmW!f}5H}!NHK7iAgeyiev%(~YqMT>MU4AptHp6p*K&He2pI$56 z^{9FG$;_RbqKiqUukj6&Ogjf-M_u2{&&DLv!IER892sCJIu`*7CUw&}j?JqgXJrs) zN2KQ2nq>O2A1rcJM`oZw(;;U%&tq7@?Ed;7!AI0#Xb1#Ob~K!oCP~g5e-rAYDub)s zMTL^So?dCK_!o1w7WQjg^nFru$5S$Wjc=G_S_B(U=S4F~0}wR%fb|C(OkGR>&cD~> zm_&~g^+?kZo~=oyFMF(?*Rx1&W~0W%!lq<2q0`MPK|`tJ&BJC3i`rr%9C1K#0V_H) zgeo(mCbjAjC405(*7ToPjf5O{} z)?@>3lsklQKaHq}^Xc)#%o5N~V;7^i@x_A#&dLh3YcyjYVS54EW{naGkJr; zY+W1B2Uw*sDOE$?+3dANhk92?eTN|U_heT+|2Sa^tyCo8nAxt<+zR@3z2THy3FDxQ zCW0%7O|_+&jD~1BMz(;*fu%8lzQ&P)%WufjdqjbLD-k#;U{g5dLH$UeG) zY1Hy_?KWLQ$50O=2#`%5JU?o?+#_>7=J5HMkNOYZ`R==qAHMVW2Om8A=%eA`ci;Yv zci;cu?e{)9801GErLOiz^P|V_KK{{1$4{m{%#XhM?yr9E_6I%~Kb5pMKl*m=wsmj)mi~=b-~7XeuSwh5w|>nxU;DLNh4jT4#e=;m>XlDG@GP600}%2 z`!K-aFn|5uj|)0`t&x4JO`F1(gPh}MjIq>)Dr0)Q!WsmGpW7UPJ7?E_rp}4`=hWd_ ziz#&DCZY(=C5lUmeqCj1Ox|&Z`(!uV>|6aC;~#$YO$DWIzA@|Ht#B3lJA8R3kEJ6o zIezx(pDGT6LAt;)B+F_$r!pA&JO)LIzSx09~lF4JA5`wC<*SYFybG{M4Kk zX7&VuBBs}dY+M9EqdJ^uU6FvFJyxDv>$R=&@`|l;6hFOTvx&O=@h3lQM=2zPbZmN)E<+G@R#`FP-PnUwxSaeURYM7T}IDlPzK{ zU0f*^uBo_UtD! z-&`*8@*j7;@#W{A!Cl9R`Q)3vJWp5L^DkcB?()Cxe9!UgPq^g=Us~bmVxK=a4>8=# zw$92?PE#0Y%KOBKgO2Vgjj^GT+f26b;^F>{JKu~Cu8YaBbURHJsP)|C=sm%u#Mp(P z8%W6XoEE7r0AWWS@S7olG8jyDCllOUzA^q;V*)olLU$voAcI4h8H36lg5Y+6*jJjV zb*@4oC8B7OrQ8jAZQX>c=ZE7|B{~E`Mlhvn$|7QN0e@2f_v2*+6?Ycq%g0TtuR1cW z{Ro)19EVy+>aYavr$GIgL`l>qRPL41Mq^})t~wrG_idA>j>+wogw?)rz9&A+bA#EX z?af;cjY}W0OWV4)e#@ErP2AeIe$DZWJH+H^yFXmO)pJHno>m%(kDkS}FHTI}K=DjA)-E&md>vK6O75zHgBxo;iZC%y4Z9a3p}=Kj?ufFVZ*8e zlvg1g&_$!nFpjyFy~0i&NMcxFQFk_0iz15h4n>LFX*SpDdrFZ z=uJ?<1PoQBLr=+7T-yULuh;{}81{xSemcRn=s1Kzd$BKXaN??V_b?tA)YeD=wrYL1Cs&A=^Q)vPn59hk5&|&Zr(qY zQS_Z}|1%v$-}$aTyHWJITmB40(PV?cC=|{|h^2t03PF`kE|k%yNx7d&o)C0bkT%Dj zSE-4AY)oz-?i6PU{cd76jX*s50H_S0P_Ws^9J~l#gBrKuHTHO>s#Tkb66h|TMKJ^Q z-zPO{W&i~-xi6n{ts4?&`DOuu#Tv6a6rHx(HxBMymh>>MMA2z`^VY!iEQ(Isy0?DI zc@&+twQv2J>rr&l?vL~SS_JjVF0Bt4A3cjgUz{j9%iBVzC?cJs047P+{tMkYu=p9X zm3q}N-#xqjPcVv3+q|)Uhu2Fn!+qOMDy<>?ConRgsLf0W<@jjsax^OPoY0CWnoww< zVJ8$XWr>Xi3E>Kr2LolvAJZ<5_MaDTMK&o2m7;gxN{9JtPwO#e{id}UKcW;>YrxTaE6@jVoHKjg0 zR)C61PZaZFGEuK-2l8i|1A6&*p-&T+r+KVc(ZlOmY?f>yNl%sL0>#Ppn+cpK-)jQH z2jYNsJz(Uz&7wm!&Xa0cfj4jaIj!Ne?Hx?gQV^iMw6EpevROp>=`QG}GSa{E?SG~t z{X5_FXE)MccgxQu(qD&R%7L6!H2{pGJEo|iD-3%=bAs}|YIAN3PsHXiw6atA9tnS| z@j$s?lIp6?My?vfM+_#aMpf-?ef;}qO+!|z7dX12BwnCyZw=mxBj<@2rUQiTmp=T_ zhmRkA@5?`U=hu!HrvAeZ-+$*Yg;T3oy~TNWInn&T{NFA=5`Onc%{cp*btz0!Y&*xL zR-4mvQm#U(CYx4|X0c+5YXP{6BY*rSam%M_Fa|j$5>Ab~%>ivBMrvfF5Xf9*G^UQY zrEiW~uqAM>Nks)}bZIA4ny^HJeH41O>bu^zMTT=1*izb8$I2LyU;^R@g#p%f><4eVhzGlJ zuC$GZU|UhCB!8zeT}#hx^L&(0v*Ke+9p-ZRS^+*#2!Qpb9g~3|Fm{8x0;*^xkkVjp z^KW`S;p|d{q>AMxd(9U`#H*V|>`a4}E)-ME*dVWP)D&S%?lm%h3;Og8OYjGcM*gU`=o=Nu%4=!vl&1&pb&Tf|ie zjNqELJ=`rSkb3^vrQXG4)0gw;cGl#{T|mVqXeW$OC#Qj{j7;$W;c`=NhFM$x)RI_d zWcoKiuQV)1zy`-T#BLX}b+VR@%}gs)+PoxHOAanxGSV14*Gzyo`w!S}lK5So<7mx+ zS$ps+fB*0OOE0-NXkey)W~`xtD%m?RNFXQb0a3Gr_MQXcX3_%Z85((+xdB+Op)d?h zIF^U9S!zS(dvB@9Z}bVz*5)oomcE<^Bl}!x%_?zp2dVBh8+nm9 z)}r@KZWxf|!X}5zHq6oF30#+JET*h#TX=$?JoHJ^!T!etZv7``tp_Swcn0b1d z5P_xB#PlQ70Rd3;!b&xvI@^c*yv}|LVurJ`h{wm^mG&9z9JR(rq5IIfeXO;8{a_qmQ^u%e!e7 zRzhmZw4Ul=hOQZwL4$27p-;|f67c2D^1?h48LD26CA>?{l=juu6An zHaWVUfjogN!(orX4*lLSmwAm~E9nlB@({} zcPS{L%w5DV>Shia0xsE>;|tMqv~~y2sY-wL{i&PiN+T}KCT{J0oi*an_!CU#)^9m) z#HE?ktzUDk5tn9l;VLf!l|T1+e|;s@kMGZ#lxKDM*guAea`qhUx)p4cKNvT0_DaSW zM@vIUY^twjQZPGA+~f-3WXl#{*7$Bn+aN2(>+BxRDY7o~X&EVL_O-u?<)6>7HUP{| zbiQl3TiS6{^b4X7V`yiB=pI%%xu2SqP8G&ik5sc<_n27aJ?@aQwmh<}sof zK*A6#BeX{yDId4JTJb(Xn$Ffd{%7*WdT{;fPaV6Pi}G^1xn0?JxB9FTXj^ARQ*0*%EpKbv0&58%u!kfzo)H z2VFq|-t=$|r~7?<{u9Zq(pLNv3x3dLa%z4KY^;bV4y%ZCg9*H-#51(aRsbinzcsc< z+(cJ$t2CRqHJv%jt`(7-^NkqF1oI&hFt_$oRCmRhoV6uVVSSp6tf`~ZG(zIENbeVUp{WkYm&1%aDH}@LL|3w*G@H0J z0XfTt(oE*oZ#mC~(oE{suep{DrCD9X8CQ>Y*-#q(z$by8lb+RCCh=lrL!G{o`DaQi zdG!BDmTRtu5Wc39QVq~rd0_WE!%kD0eZ`YHyq*Q=Cxjxa4Ud|&=2OIUW9?mie)E~P zgub?Ydl(I$jE_Osou@hYQdt*_Tg7&Y64<#hcCu7gGjd>Y)K^JA`${A@d$OPZS17+q zw#+N(%5%)Gc<{U=RR=xTg$TZ;WQTqT#to`n*U%&Lp)>hOHKo!{fTJn-^I2Ha2)O@Y}!q?!!M3*k>X~ zI4$7YYW~35Skz<8Pp-49lX0~s!T+fTzx?X_N8Z9Xd-pq!UVrKNG&60d_q%iJ_Sie$5i;jVpi6k`sbSZ0Q-H9`UNWg`eDUq{VJv6M=z zL~jlp>LJbI#&(+O)dKd%%G0B23_H=I(#9BZh9SYp+3mkw_<&AAB%Yq#5HLoRIZ(l% z@wsQL@)7&}5OeKdb7%SCbYXS8HJ?aK>)TzR4Gx66;T22i>YKx>uT5`#>l<(0T%A`I z7n>#lyZ6TZ(DhB=CkDV;qS%qrHZbb|k|D=lP#Zot?ioJ5Zznj*Y8Ek32BcpFwNg_) z4Ye*fma`Q)1=*jk{_FI`{ah;kGEF^o9pUK}7=Hy(XBF^%?$FT)b$UZim~N|SfG*T8 zK;%i7jBo&+ZL|zoMDGw(&mNNoCITpguhVV^wB0V;M0i14swhbY;DOpw#$1vg?A0T@ z4cCBzx)EHk-L)*Wq1X@aHf1zc2c~-xL3C`YXTvDE@r#(*O9S-86aHROHPBTJ~jBjkR)d zv9^Z$V0sFl?aMd%*WP;jhQ+>oiwo#OVmVB5LzdV^r}N*#>sZ0cd}VE3jLL%xu+Lxr z;NdrZ^yu+-AAb1m3I|XzTx+b{IQ_%u_I7zP~_3X(ladkmKmFLvt5KgVCa` zjV?2H$f||u=zdRzB722sPP%a*m*jLZeCmRG@xw7er6tUxqhq*%=%~*(`|ABGiCzb4 za5TV-qJ^stCt#1d{n(>m_d`+HbK=!h!-!3t(*y>djs|~EBwA(}Tn1oj1jdnq-G0e; z2FYew?&oMr^M!^7z$a~`qc8>d3EIO$Y^lZ7&EJ0a@%TQZ?gwwb`{?n9Z$A9tY6Bo?9UA!|f6GCv4GTbJhDD@si@)*05`26HhcK+J+qr0(cE; z6W<^bEca~l>7I2?TBs-wnvL#UnwjMPymfi)s-iPd1<9lD zqimj+eay`aPGw_GZ4*P>_Nnu_kcv=0v{8fg7pH4fSj~g-)s9tkVyX%?m$~?v`CD&B zRCQdYIBnj1{~M1#_(6=Jc>BG#e&gK_9zXoyX1(7@BY|0k&+QBXH&YU4aTZSTprME< z^spvkGvKX_N)>-RDGW#OCBMJ*) zhL1_(X7)YfV;eti_mk5dS;j-gEm zB5!~#RX~AGn7vI`wbhKqYBQoxoIP1C}doj5cPtxx(vDx&9cHp`WX^x(>xc;18b{(n@@h& zk>a@`GrJ*!iKD3`(sM~oJg_{Eo0E0`YI^S^H>I7n^;|J;jd)POiv(mebz_T#r%oP= zB4o1>xFC&Fv2jdoT2$U?QaExrZvYc_o6$u!zA5A?^;(;$5Os05L9cT6>V&~awCCtP z4}F`{;L7@8E9kZ~-je%&j(PMvEu8xK_zwq7u_zHMvQmlx7Uc@eofC!dF9 zynI;~u7uc4T$>b~WHMhj8*3a15yL8nEx4+dvU=GboKFrbt?e@ufWGL0c4 zS)~1$E4T!3x7K*9;+f*I+QIgkjSjdA%}enUhd9e3MX79hG;D_`4!mEM9MjR`APDK% z+hj+#%ZM_BIah0;Aj+grQetN8Qt@#zV{r&#$D{XUOd_rx?NVOkDM-u=WNk=&$YqHD z1`N3KTlQXMON1zRka-8hv}Fc~k#H117Q+1)Yfz%lRAUHchk6P@q8zuB>K`7>sGIKF z5JGAiM==M$gN^yDQl5>BJlN!1VOiF(Afy0v*NrD&oN=ddV%F5~vYAAj{E)mrIIoJr zqJfnT+%h5|WF(M+7|l~jfAE*p!vj~qlTliYX#>;*?M8^WDRb4fB{EwOq<5He4Tb0}5J$}YeYWgx&~Mi2zKryvKH6`G#2IDIX~?MTl( zlpZ}S5*em3#H^xCgZgdM-x%tGJDF#1_e?tCAxjZT=-g10*hD?tR%`B?w+)3}0G+*{ zfmz-m9=$eNoH?E;a~3(qy5Z3=%#KKVJX4)N&VhtL?tBtN8Kksqq{KRmnHP4HSaQ46 zEb)sSCjQE`RqR@+XQApFEuJ}3-9i)ljeOO`5Zj#uxG~A3DeFAUSW+@`15+gj(SkJC|5ccVz8BO8;$EI z&DN>I7Wg{!dT{`eE{}e})`bpO*EPMeiBC-NHgY|g+?i^U*waShPw9H9$I{f$RX1T| ziEIT0VT_gNAr$pDR*?RrqZdcP7?1+hKaSqM9CF7TV9%lrA*}H8o-X7~Bh0WBV(t=G zLrko;aow^Xb$(h|BK>f$N*g29&JY#bQ5#@+8SG6H$8M=DtQz2+W9*=CDCXCD8{q`@ z9fJ~sWUfY`!<(6asqDj%3e(4JY)e=lSHQOzRKm%r1>4_Z4yBYfv@CKpZg1PD0ak`} z@$m6XM>|CIB-|ZVJkbUPs@T1f#YvPUq~*3P2%JbHVanQNllgZUH|A{~vC1VcWBQSA zt2yz0ii)HEtnx@IBMTR8dO%wOLk0esv6{GO%BI4en!6b@4Ka;~mv--veM6b;Ls@3mcP_zO_z=O!G9L!2 z#-q2(4Y8Rl_;OIrbfyC9kN7Q|k? zNRK=1K)U*|xVI$Nc=*`a<4(#@Zu?k5DsuHA-CNp$cJ*WKEiLZ4agk|x=HX-e&85P$ zON&5nUSv`vfAwRrBuVMSjgO_JjE9e1KJK)*?&`030BPCX)sMNiv>fQ>MJ82|4jCgPxzqL!NQC<1i7yj6{5)<4T_m)<}y7FtU{Kel)EH7R8*vo&TP0URXAG>_qY4Q0j zA4@5M96q);oS%K=e@~2&4Hdk5=D&BqR%x$i;yy)u3;@6Ur+N&RnUrUOy z4drPY}9zM1=oS*%j9}=5RNknh{n&d&oALMLpQmBL|ZkdQX zmP#6mW}UEq-#R#jp>cMn;WDoLS~TO*Ql={(i_Mjm3LHLm`P|Zy$D6;Flu_LLSW+?L z=0zrzG!Gx!o9XZR?|wV6CUWB<(^A`;A4@9YA3nCmEfKOWW{Zn|^A|DYZSKe$FYqgG4ij`V4CbAeGsywUf5i)Y~1oo!EnbHq` z^Mkh^efZwnk00I&J5fU;$r2?*jR3_=0YcmeMw0rI^4ArW+8$%`Le(0hD6*ZX z3NJsN1_j=!&jR!50_)yt&5Vkhtwy|dn|2y?A6@f9?6sQ={qqx0dwNY81Dd^h0g#!r ze<@#t2%6`xhtXX=h&SJV{rwLgUz|Xd{jUbL?w!Zqc=vlh@W=^f9zZV1$Q3xe4u&sN zYM)Kh0uNSAk6F+lokf#DDvtfEBJbs`nX+SLaa)Z*E3cE-0~S#KR@sHM)bQD_SiJr6 z;QHDB@1O59LDHTJmyrg3NDr%B%kSCcoj#9hzl)8zwJ}tzn{~UoZG+uwlHxL^WT)?K zgqaq36YU1n$eQ=FO=go*Q~4dB0M@91%S<~+z?6Xx!xAC%GnqV z@L7XEw?juEfEZYB9~*qrC42zFY4&e$=n(MX-M; z5A7eFW>^J3Pfh~I8Y*CpYuk1pNYNtghTu*wO;N~G>oWikkhym6-e!62dH=ou(RG2L zOBHYf5DY`){X04p-Ud55Pb3mGa`X$9k(x3THfJV%tcIi|S}a-!wi8<{KrJ+EY&4^G z@wd%u8;542aULCoQKL(1#(+*}0nb!Fq>H(6B_P^p?xmseac!NR+1TjIleN++2(@^8 zN@K%lYS_6@-gP|FMA-K#Y}N@awOGW*{Nv;B+}~S17q#js2U{_{;Gzc2fLsXK$r!z- zYcy~BX6$W{!zuB7j^gAe_y;2&9=><$kw8z3472`;rSpVm4QyRs9Vi$AQ}s0BTl-~? zMEptKCz<831s$&fi8Rguu5c;=FlZ<S5enx1;l=Z$x{u`(YQuF20u;^G*o{j= zEZ26`PwOMoZ5BK&zS(S~UJnki>JheLR$T=(o17f2CjVrqh(>-TvofG6P69Q>MtpvS%fLzHw!UXd>Op@Y>+7X4eLi4Bdlc8S&ieVCWYUk)g2x`I*ZKN}7=#K6ch6PIa%B=?brw zxbv@EuTNHd}M5g)s}w=`FI_}KmdeDNRrW}@vJKKA4IbGf%P z^m4rWw3VaOpXQSeANz6qx%^tP*l5{wYNg4kQ&j^?^K7)&lfuQEX=szFN%c9uz`m*t@7 z)a7EXnUa2#x@0bq9$_OH_^OyA4>-l}FQv!r)J4I|LDyvsip9Pj?ivd~-I7v((8fuZ z#i>)&#y1Hta1$aT38-r)m6y1~9nK5+X{jOvxqnoRYs{7MZK&$V`WXEZ`EqMQ8*+zl z8;o|DyLek30sEx5F_36cf+^7uMq+PGL^@)tLgfzd6|Ge(RLUO&5I9(%RKvNzxA)Z- z;m;_j^6#9l3PAfhV4IsGCvkG9M|l8OBxHeF0Ci+zP+k>|Ip`9~N?W&3*b?zJBHAjT z<3$X)bqos@oUaO^aQ6+#${b2}ztm1b19wAB4DNZT{Wz)|XRR z!6Cs=9 z8oSSs!9eT6`r8D-0YonprojHfn^R+`?3Lr| zoBTlpjhhSB}f0Ga<&|xIv zA&tHHKyUL(G4H`i)%G7XrMDL2N=qOjL=t$3Kx(fE37|(i4TL zr)bdGZuV@~Z9-BD>332431VWZ%EGG+82Mkgi^eMR?#)<+?s*PdX? z`=jf)I0~dqA2YNz$;&Uqxwa@L8 zheTn*l$PUFe{vqvRz!)?cTxrJ`+n&Z(U{k&wBECVg4^Vi&1iHh`P6JD3A^M z=%0LRiF>YZliO?-{W#|Lq5m)K+?Y?^iykeOk-};^g#-9jo4v6KlaEWJTkOMN6~)wI z56@4IicA$YAa1G(RKJg?Vn-1`P2EMy1~fjs#+ZzzrAacvSUpVVhmu7CcxWrQ6x7f` zlSFaOG)8Xm7!L?mp)YKc7dQUqn$YREbsZ zri_q~q*HLVQPCrFt!qatTcX7%okzO!c05j3w6~(fOwp1X7RL$?p&~rT9Wt+M2nYce z&D)UoJ#L%WlEkPDZ1pl~jL)Sz-XM*_8U+nM^tLh4)n>8xI8tInF|oahYeUk_<{s^| z(BWqf;4SFeQNY|F0v3a2cNAT7+}(V(1)*weY)5JUU`QzRxcx-C=qE)7`bF-wi&gm( zX_So4f(SFkes*%!Oo_m;c%oh%-w)Ph+aafLyBcL z3m~@YBn!Ulbn<*`*SXpMD770f1aYH6<~Nj^A?LpUxXqe3%3I<72z+8P9{=xX3Rq$b)?a> z@+^MV?elukvB3}rRw{b)urn~5=yAmh#vE~3JqV99=4NM(Mv(fbifDw8?>D;ahyhTk zF?Lb(hIk!u9DIsAT1-q$0se{N^x>^Mpmq{ov#ffGIV_4i_U0slFlC)I3(cQs#_Uh9 z*8?qa3OA33)|>CYIsB2(v$=uUN4Df{TEADjk3e#O(Iy36&%6 z&e(NDuqwbkGp9#uqGOO$>X~Zil((>y4Afv$Ad7lwMLHrnQ3MMfs5xjlk!d;Q0cV-w zpZe!3p2_lHARrTA%!%0QRNzj`e=O*`s@E1*;)kD5R6rk+0`4M9$WDk=S& z%QB~ViK(6sepz2x?bHq?j>4DfFt;P96~#vSVy2joLpeCf&?w`xRaiqeYSE|Z4B=%H zoEhC40H0%mPT7+Nx{S#LD&HEab#Mcr`vfV@kOC`q_|~nmKS!yYT?I^mQikFMbfid? zzyakQnny<`dE0VQZ#y~11-Is}hwMDr^Sy*wUyFrBvPH9qs4bRaz0J*v*>X*(RIpqy zc$vgRnnob6b%d(gIoHhL6;|<=^jS@uyF{a%c|X~C`eN@l`h(y93F9R^C%Uzvp9aks zy&XwB<>L!-xPZ))-g4;6?&i=#^^j!v(Z0x{01-l(HX0+EDFH=wbysFXxi(2`of3dt6%;8W^E|24BGn@&OPlIxwR9s!(%Qc!2p7Lxt#( z&W~az(SpZx8Tr7xHp`Hb^ zK?EvvS9VFe+R)`1x=NardhU{<<7g^9_pgm-DtH2#wCgI6~XU4s@13;}E z5~xfY0ICNsAgaY=WxQ=wAeMa09^;Ci=Y(#LD;ngFOb?SbG$T-5P?{mKX=^E!X$CU% zV`=Pb2k*Ru7N_`jan%38uSS6J@Pq&GR-`cZ(LlNau7*bt{+YH6gkBRB7Ets+S*PH3&G{KFoep$a(tWq-CP$1) zw;&}1l1K^C7^GCC&wDs$)YJ9zHHic-_Gi2w5n;TT1Jh1!NgMuf&gl3yhzYce=7`p5 z23jk{Rwp^laH?_zbk^|<~_^Jj>ADsYK^v^k~E(%EGrD%k; zCYkN8_9am%8Qaj&2O+b$gQr6$JmOPW!)#W2I`pKLL-4Y^EqzGK{Fcuh{_#^Dipu3P zV&wYWiv%AZ1_)~8CA_>+mi-kI3T{d4uRiT$<3N*uKY+>zHArW4=odn1c-}M;<;k=n z&y6GbanTX(8t_TG1|Btf{!up#_4z`OJ&Q_4yZ8_>5}^|{NVW83#osw$HNM;^H82%9 zjZ^dhGB?*)&jri@?0!x#0dz_- zJhA*jHZ}N_V08GSIB18%b8;Rv>Q`j0C8o}8xu?KQSnZf37w&L99doaJWxR<(*++(J zny0wYia271A=t}Ua!7M}QSw|7O4j1Z?R(EbFV@-hK3)b4uK5BiD4piV}(f%m|1| zcv8Yy6pzbbWzVEoD;cPlm>ec(0f{2byK93iqO3*DK-)K}a{D^{agi?5KSsXHbNh*q zZy$X&M!u5Yy87gdzDCUFI?j{1WSwHXBdj|rgEuJWHw=$9+`Lbblgr#+1pjI)porJoSYR#$=YQYj^vnb#m)|-@RS%MXf0o@&? z82mjQKG_*cfiCeDcxu6JE_1B*Ce?ciPi0W(;Y#%CzS`2PSRW!X3`csS@M4^1sJCdR3EOvlXQx4jFDY9$?~!sA(B|%P6z;4 zGdVD=hH}}iL71Q7lturyMf8YwP_A&Vx#BbO;NHC{8qLv z-pVA@b)%q>ar!x|+g8DmeitPobT;j%SUadSF$w2GN<>*-yJ|sYK>{EtX#AVq;%#!l zm?;8;0+Ja!D)6P539}&;r|oKhdMq*0B$*kV5#yv5)RI)tV1fW+%RPN`sR!$T!C`Ae zieTiGn`$BO36W6aZHrON5l6C?1 z>T5;H-9q2F1ReevSafOgPBU#V^gc@#kOk^5JeWiT@>ENFrhXT3`;I;sjt#MjS<@%p zE4qqFfV31)`=Vg66bYA*9H_{(#oQg9RdAuGprHn&8|=4bfKy0}kz4^LD9vF_8M;k~xBQ-((g{KC7_|XQs%xq(|{Lwvt zK}p-W^xc5#;)=W@DinamF@eKF0c(_A8HPb-%G*k{)j)T9*0LB+(JfdjvoQ*tX#;Jl zrBfYIR|l^g0iFdxxwGH2$D@1h`*odyFS654K!}lFsfmjSA+Q~hIwnpV?KKq|1C_iD z)skF+sEJlpoZW)17^@g+QDzF7NwSyKQdO~yW4cotO}U60fQ$Zr_U`3Zvg9NYK35wcEU66C_)9U=_ z^w>;K2Zlc67xvm36ys=CP>_-Ej5E1UV&w5; z$7?&1f~*%mn~H4eY#8+-f)}_8pKkU$vK=h5k2xblCq9Vb0b}5qZ4ulqzSHVacVIQ%pyUf6XQHe zWO6rwx#_+boXS5ggM-S-?Q;~gEp8>Qad^f=%fO|22|dXXGl{4f>AYPU+zSP> z7q)XiTk^(U^;4NFBpJ=)?a^1=MIJD6;0_}C2Ym&>W+qdF+3dW3hFbU z8svsoNWDYx!n?1B=yg(rXqYxg&u)BIyghwsU6^<;u*)M^70#i`0XGYlV}V+$9Hg;u zl%}WB;l-+Ez%Ryd1lKq0v7cVYf>eNh4>tr?ITi}+QD@LCou)<7;gG(pcd2(-@ZFOS z?{B~R;Q8ZD>#4_)pkC>Yc);3#ERT_-7@CB^yj}s8LF+U}+b;k`1mdB!koAVWq??hp zWjHsBxmTzyJ%xkr=j2EzNLNHZWtskl90{cbF|)-m^;HmI!wS^c2Xh(1z}NLMfb(@n z;^+;XI}S|Df)EP8t~7`k_>F6CQ`w#7J+m~!bj_a}hod`I9|f|sH0;x2lQwi(5pXjz z!|y4UQozqoT(QHO4W;WjgL&!E^>f}b94MU&z&3tyA7DPr3Lw-E9Jqw2JEIpv>CKL zi$^~_Imh>`K06m)vpjcx&k%V?Jjq>=0p>k9XGxwx&aCL+ePhy9Wrf}L5dCwp(sKOq z2rxzZOzUi#+@yK*_ILU+`k$S(9?~>ca@z?#LjvRaiDZciznFBRBCmBVrGoA(X>eowP(>u#j$LFvNc-!%69-KB zRD)>F5h%X!jjvWF>HW{rud2F@Xd^L^1n&6Y$Q$Y*6Got!YF*f{%cYPbF;|ztL|5L7 zQ}ogR6pB9DhA?<8nwrYz(k?GZy9lE(ov3!36Btu#p;zz-nYiMuBvMCmmiK2_0VYTe zT?R!>L`sReGbSPCGT;j{a(|g^?kiLdWl0!D&J!w;BAObCv{;4}hPL!rJ15?QyL~Pc z1HPf*WGog4EDO?y15%w6)!_uhi?WSzJ6SLxPgs}e2SOg)cL0iw5vnI?;rE}AAz)cq z)Rzx;*~|v=9ykNl5}3?{jM6-Ve6Ye(ts)jPb0$ul*%?b+?b4>Gp`@qGOCm#(YP-xR zc`gh|OPgZ5F2N(0R)>c&wRhEg6@e++;N|f2bn8`V!wkWy-3F%8v6{oJwk;!v>25%% zTtwuZxBz5Y;U2sVx1uKv*-4sc* zk-k_Oe-wkoZ}X@;Q~R;a~}1a9r?zWO2hPU ze4(Zwx>+YvjX1uD^})S~wywtt`a+9!^R4b?$h97Np(dFP_Htmqr4JvRJlvSVgS*`D zSOAzpZ)%HE>$fBg0~4|@fVTKW$-GcC z^wCF&*&^)dD`4l^T$O#}b?e%G<7)G945_@Ng?l(uZAv5hCS1h`a+}eG?-HqUxf0=I z=DwJYD`}VnX-C2^z28`7XY>fQs=w|TVVI5&up$g25JCl8(JF`-3F#5rk!OSO;q`#l zq)Xjb#bGNA(kBN^gXd8sdM*txmyG6ATroJuo=}8B8;J?P_>w|Xrs;}MorZ}|IK6MR z-3$|LMRilFbugcds9UNsz_Za&K)Yo68ptHO20gge%E`Fl>u|ADEi&&T)7fZ5h&hQD zE-;K}q_j!Key+V3LN6cDHYAS{cc>vz1W?<W zF)NJa)L^<|5o;9dshCxA`1FY=4T?laW~o%EG-r}XV-Qal@)aGp)mAQZjj-D?-EQf* zSh)zm2Rol(@Cgf7)IGXy#r=;KQoLYL*;S?BBYc9V3(D3!ONtWR&y}T} z!2Ddwz?fS{;z+>+?%*6J{?Wgr!OxKz>w_B=m7QCWf!WTtJ7nx=>T%&jH6zB8@sVo; zyrH43lZ=?X9T}K9ds5qhyNv*9fHdP3)cN%TIQ(>R=-BBw6oU?67C;j}*J zs&=Yf4DoUq7>SUW5hA)(US|Tsx)=*2DL-jlTk3&L0AFH=lYU;VuR;K3tTe-$LS=w3 zY;lUinGrldF9jeeDrSgp$wrP`!Ih&vh=El*R&am@bz7Yziy(g~f+buv(cY^PE*p}M zG>}ouavyJ*>-Phs+O*z6YLc#}kwPO}7#QyE?=!=rI1Db^@CwoaMu*Wn49o=_)xm}Y@`fZomvW0pW2sWmydoGzp;s#tRdCC2&Rt3j>aw}4 zarg6c8)j-EqUetbZHO;hl@TKofU0podcp@{kg#*<+uS+q%D&h8eUK2QG9^TwsRl-q^D`Z;R+*;S zaP?LK%wEp>1_Mk$R5+V@#TE0?v57j6GKUeTW|Wc?z^r^#fO+R-Sj}v((n_Xb2i6Pz zqBbA9ibFG8lJcB!KqpT0CkZOCeMM^;0LKt??k2;)Qq#}KJI!W-rX!`UKJKwNGYamU zSu}KtoXY|hqoi%EHu|rSWtK|a#qUKVhCfvK4=l36t`&VmK=QPa% zRryB9(-ap-7guH+k~k0_ZpWds__@0u(dEQ&hJ0ltyq9{Ai`kVIP6XOzx$xieIu_vYX=%Zuk zS$~NR_L!dANxYc$*8#H2NKhFS(Qz91NXN>GG6Dxv2mt9a42miJB3q-#2V-TbN`;$% zrGQ;cB03!Iy{=0&2vD2?kI2etvl=QoS`-JE?o_TbUumC1VSXT;N=*Zas(dK%OayVt ztn&Sx!E!De6Aa%9DMK;zY$P{TkmyKAz|?neSw{urSFM?73dI-L>Wam}P^1TF3TCn9 zXEI=ug32cQ`;}9IYu$hf-D(WfzPDQksEl+rNmRM=oKggeu+Mhx$ziOlCMp9h(bTn~ z*XT?WSwz=XWkXia5~uQurElI{(dZfA)#{VSkd8Jnw(tn;yR4lI7#+$%O5+BmbTD5W z6rnu&SCrvsDO0miNP3h5!ps4L>p z38+z+F7g%3!?ZuVFjKfKvEdESqD%6;jSG2vk&vxR!h zq(3+s1`A%Wld=}2poO-EOwROQ2JLO}axh0+W>z+BSEs;uh?p%)hL~X)8E(1H7|Sv{ zST0SNOJXwA=*qCkNnrUV#EJgk5T=HP%elv(M;Z0%hZy_5X-r(YDrl?Y>rLg+1+bcA zET}OxzJk|zv5B6gR(Vwd;GND^dSQ9C5usy}t1z6x`^T9<`T;`j7Kr$%Tj(ox8L>&7 zvKt-mw!i$!TC4_TF3E5KVF1Zx#M2&cJv!>?c8`drI$0@;p(g5ife8@6$TtP6VKYS@ zgS=;h8_0h6M0EsTex%R0teZKR#z$F;P_%)NX%A43R(~5WiPjTV&XMk2f&V8xnj^Gz zU3JaYow`{0Q-4ymcxQgC=2Tw$wYoQY`fHc9*0}k#AOEZT`_AhZZ<|Y7^NyNdYbR5@ z;nV7l#Obf`%ynkD`L!Sa%l!M!S9r=gb%o~F+A;EJ?X5fB?XUes{(UFmL!JA})izhN zl6U^($sQxU!fZCb)~#edt?Hbg{+bt1XMIn9&8O9w+3UYn<-?m_Yv0>1{^P%@G?#{Omj!Rc zDT6isz?d4FntDTnq(tq^ix>4I;eMw>X> z^lYIKxtAi&vh{4s879y?6&>tsq0L4{py@~u8+}-@IlF1C^VTw zuLas=5-YS2!TpZ9s(3LdI#PwXNZ@8wHO1U~sF4CDDkQp!W=x3}7iRiU>B5P_FC3Zv z>oOBoxGDS2@YgV1WMd?cE>J`if@Gb-`-E=pP0)ufk1DngU4tFWQytn~=9}u^8w|pW z-wU|CA$5g;HVB;qB1+lj6jcm&u~4;id)sSjAhG@ z>Y6AwvR?WPeK3%P(!KzADnV)up5b#@96P`-`*3kN9GDPw8daOpUg(`Kb}v_BDn>HQt!CWj?(>0 zp~#Xb_(O-hSBJ)rMrTut zW=;SI1J1b1xYwM}GD*_tMPgvO%!u*3BZ{f9Mkr;*#rt3rTkIqG3~+JbO4QPlugz4k z*2c+uZy+>vI!8f{L?kZblLiAVd_f$HMwU>^M~$!awg<{y&Z~kJp?^I==0h)X=+i-J z2%W+y${9Oi8!t0Ogps9Ph_${gIe4T^24kYjSfnwQaK6IGL<}c&H!`?1rECKA%psHF zumqgc6)!3EWhRY$-St7{f|Y%_{^iBVHcmC2PPkkZ&z-$`vQO(4@7k}`?T2f> zR`*7)|60|yy8dgm2kR>AERlHCA!|OZeF0yb{Bh-`zV?uH8|m7w)t%dGzgBk$Ui`J@ z&s`?`fBw4ta~sh;|K^rI>&Qf(sFOMz_#sPR;wd zcus>4jbP)X#)LlvDq)}sH}0_l3jiR+^(}tIRaFCA|JmC7R|E^y$my+^1eO5LaaWzx zgrb|vv{1y*hBKZ8P<5zwwz+fIqDCu?j&y0aTry1=m&tL`JP`naf6aN*V`4JsI>74T z*q+-<=MM0O=3qfsB^Du{*`BB=78AE-t^X>0zTE+Sac@@BdbR{F1^m2x0jyI6rCDjL zDA{72f?(Ro6$^`GKvh89t?OQIivpAg6$w2cc$qFKn2A<}kYzrl7S!(e9*37eepsh8 z4OI6;JobfRL)yHBTtNGUy>U3a_n*F?)6j6*dK_C8jHwKsE?Y=^E5TVR|HzeT+L$FP ze`&vjQ5I7|A?d--WQ)*=NOq4Y84EGh1=6qivSVA7(OB6Yp>TN*Kc%D5kwLqo(Mi;| zK(J%Mm(kr3lTJ%F7u_kZNomAdig5KoNO-zqaqTUgI}jA9W^%xkhKR~EZ5zmrqEzx$ z(dm)8b_XIeb{(`A-hK74(8|S6Nn+MTH9j2`+(Yy(2uKm3HLl>w{zgfoCLKK-i?Ln8 z%OI0V*zBmx>cU=A#&E9Ddu(Rjr@ZSP$6_EU*Fm8S6WtkNxDY%-iPQ_Pqb+nV( z?C}26BfW;+M?&y0B+RCmMnc~SlpqjV0#DGq!ox%B9Qvs81tLD7R;4Rq8@1I4`|FEJ z_Nv*&Gr<_-9o^4W)XkICVFBe+dU>*+mbduyBO!*-85bE9(;B68Y#2P%x{Y`_0}3?F z#B!DP%#$~C?l{aT8T;+XJY;2&0KEiGVne{5zL-MvLFcY?FgXrK@4WgbOcYc{MX$Q_ zMDpj*BHHMn3#?4?0J zddbxwdXQ@pISWLXY`9(;yh0cdJppy_LRpHdqi`(1(EBi;r8s&~oVFM~EPS4rJ(BO5 z?TyDpaBdF+lLtnG2#f|rMu$AdoPy3hq@7GO8trBo%h~;$9ELjlth|C=hoM@dqj!?t zeT`TCyDq{4ST49va7w7L_#;6j!g{v0^P#tT5s|sWxjBBF=T6R4&$=cLMpBEfP3IU2 zY@ml)_6+dYFq??HYu~%WF z-Fm9n(OR6quC~4cNJpHt92t5<`omD4sEJ=Rv0JaRGqtEtM2u z07ujiq;t*L`S9}5+mC0t(`4Mn$% zIOUkgHcBN|2A~TCgO#mC4yY6|8^Z8jlkFhS7h34YFcIBQ=%S!W!E?IYXapH+3(3wD z9;i&%E7UtoQHC8RA2Jwkqz_$)nGR1mKC7>d6?h-nQ(Q$lMEOw76?ntUH0qC?hb}?2 zR06rn+y?52$WAUZ+JMRNSdhIqBup79S~M%k+v~WD)QOXz*U7x7^rxWuIWWod7dRd= z9Krp9;8d|&nZ|^I4-i!O@Sz#b%-?hP_!)>Ne0|ZkU%@Dq7?cPY|2Qrz4$L24m(Ely zHjT18+YYr~^k6{(Y!dVWBPQoG*HleL`dlgoxJEcbA+yL%6N_M6B?U9>U0a%t^=3jt z5kG1E>vrXvaONdd{FIRNHog(#>s;^sJa6xVay(~y{9EsW=yfm$uF*Kt$LmvC0dOSVVxYL`_XKOOLk z@s{-@%_FPYWYPwztzsOI0x2#O$itSwCa)^$b~_9O2@07`eT87hkM^&?%gf`@W-u>! zRNDaA>-Z@u6E2I-BrD+`8U$sONT_6Vh?x?>+zDKo5aZiVVv_m?7bf5th?ipOh613n z7(WTk5`P&|6j7IL?0q>8WT%(7vHTkdzf)`t9QM?wmWiJ4Q(*K=7+SfS+IlDC9f3puD*emL?tX6Qza{FWTw= zH}|VP!FH*+q4t~dZ1P9M6U3Wfnin%AQkoMH9&3Lhf?31f=&s+R+0z(O@?9gj3o20I zl|Hy@3y7fno*u`=iI(BNXFP*+3?(jnl&FoI8VKa6lw zrI7i_@SaPzlQq;)Y09$oI@q6AQIO^=+Y4~96T8T)>9N3ZjPKwW5J;w7h}Iz6A*`1E z4RK_X<4elV?WJ=^*iaD$U0H)lo0tnx-ofH<5=_~rW~HWYCimsnt zM>*}#zz9JJuk0u%!Zt-RdfE{q8xd5Fr7Y6UCr5ex@bL$~`_AQu<}mhm&+8P&;&W#d zeA*mPt(%&;IUu?MGP1AzE*V)l3feZxTt0dH^m#oGbV`H*4UsTzif2mNN&>oY((!@j zOT^a5xudgDM|ms7=-UiI(q56!I6{Rv-}I0mYzom-MmY(dX!X_NyqSEZN2y! z;DW~m9~c1cFmpH5q0XL-<+D#7eXzNFc>k0BM?<%sT@BC>dom))c4<0@L6&n6kk#X8 z+oPdq4qyqt&9D`hW~v4}Mp}!}uo*`3yRismovtERN288;`Zwul(B%Pa;2o^J8jBIF zGK!MnSopV^8wOr`H12ynn}?sg>|mH8s1;GNCSqi0Bg}vT3f+_bkw3;~nYz=7&$xQw zeb0p`H8ZG@2Em%n1rjK>;Lb*thLW(~qMRO`i|Y4QUiqFX69pK+kAVmlWx-u2lmZ#; z>dnxM8fC(EGxazZ3w>ou?PEb###SujJum}3^AKwk_Bq%cN{uHzq3@eGSet?J2-S z?jRB`0fNKUE=@Cv942IpLHn&Q3lo%$eWi{wD!_E3dUwyjUl4s0wzTTu^b`dt3!=-C_n)lyN|OEst}tJ9}Ptf z*@3SwZ7QZ5n@hLYPMwbOoSG~$MMptqr^b(+08P~9OnXb9W_a9AmwJ0wGv_pAA%dB| z&)gEs3`ht zJ1G;$x}U31^WXexkGIkO`Yq`=1By*oRrJ&n;&UX@rQh{JSvy}(NYDd8%+%+xM8N>jZ^ZkHhK zNXNPU{B$pT-z(Ir{<`P%PFjYcWEk5_*;)#$=;(!^lX+pZdMU@#yEj(|si^y^osP3_ zdUeoFweZftN9v116SH_rmAcq7jGdu9fohjJ5EM0NV@U-%%}Jkddf#fh8KxDQBwW3j zewbOK*!y0cEOc(Li|F=n#$KyGSE{b+hx`eGh!#GHtiaiX%v3yVc>Vf|MW~bc*<)gJ z2a-s`D!HB=gnxd4*rfk}J%pyJ(v?dU5_QKxkHr1@Lm5Qvd}gJkLT~!e+87$@9qnDM z;bt?ndUWOE(7Z1fq48@fzy-!9c*E4_EndEJdNFQpZ_oRFAH^X?5{UQE^atoJw66#6Pvb_};$4&FbfANzv&i zPDIfc6`=fhPwZ=Yk5$xGLyeC}+Jr^|eMDzr z_lqw0CsF9r#GAHW8*h^>&j+Uzg|$l++|)l{;8uDM>nG!f@4n87-6g|XHn zMPE&RE1m4f%B_+v508nY&z@;BMVa-|2ZSOnjMuts1Y7z^8uU&yvIsHVCKb9SRHGmq5E%$KK8cIyZ^D5x#1@>w2D9 zq4E*5NTz^CO1>pG1XM;uKGQ3km?4XGl1J1ffBCiU=jSylMe`i)qO>qGoWll9h$8!y zi8^u7OU7h*0iZs8!_^@v=LITOImH%m#HS2=l$Isj*zE=qXBgPwb(u0)m7jY(A~FIG zqk!z2p^DyxQ$hN|mN4ZhtfkBsX&XcKuxf#^sC%r{o-+zWz7}9eKo``;r1R4zE)Ktm z;-z6+VQg6$Aqrz5E+yf40qYRWhtQgzz0o3=IzZOvKx~>aJ=VA^$>;ItnRxV8WS`Ni3=0!^OZ)8jQ2PZUY5}APWj(^>qFwoO z5VqcmI`q$SbX#Y^YNOj*iAQ_+_#2Ez&EzwrJmek#bISFg2=SFP!|>ht5Xf0#ptRS$ zG9JBi4hfRb7ci;X7fq5+JMa%P`n%78E2WB z6yd2u(x_Nz8OcoJou;MMqlSQ@=A<`;7voVWEn#CQw@Uj~8llX2;Czp$MBjMwkA{HVpr*MhvQZ6&`<5gNAPOVaLYl9;2kRhrl za+ zBZH}Avw4&@!0PJ9i!7~KON${^iNV-ct9p8H>g4qLADo}oiRjRdm*^SfG|&_)vSMqs zHCv1;m@kpRWFeYRDd7voTeL%a*4cM;?qFPKgO4sf_Pk0)=w@1{uvJi((=rcOOHX+5 zD`)RneMC@Sm0u-|=#`H2nk0+iBK{~LM>0}v4g}x+yjH1)*j>N3tMt@`UX&fJiI(jL z_{+YKg)~)deQ3L@dJv72a3CMRPFs^l8Sa8GVGb&{qR5Y?3_U+}hnPso>xncKtL&RqrJRU@=yR;n}W(_ zE{>~j)o-sH5$;|+d7w;235V4kM~*9Psycyjn-wEq0R7L$dNN6|DsfiW3xjAF?gFvn z_D#`#wBvRdMnqthCf|FUP8AO1dk;SRftF7P4VE zK2+_XN^3f+_AtEJ_DhlZ5Nh%@sJ^VH5Yv-p4##3NSrTtiYiQw~tk(hei!^wh&TId3 zqRV4oxC5S#^~ys_a>MTdU<6Tt6WAx zj$cCX(I%H-PsW$o-N=lq!BI*INxx{I8+F^cuuuYhsvMrZuSBY8+71{u1H%Csz19dvHJqG&3(u25|RLLZD@Pt7%4y88?yQgQ91WEzjo7 zMIe-n!D=WVTho7w9@gHCjH9DzEZCNv`97+g$#n2CG&l_=!^lSLIU#bu08H8#OiHu^ zoUp9%NHd5oTP1Io3EQ+(sFV)0i2Bg*UkN8mC#lt@_uV`Xm(9c<2BxHr6E$V3Ywl*q ziWT=eO6MxWc{ZJ(>BzPZ(^zh3N^)$Q06t9B(-?;$5Q+}$wn-gIJf7*!!F7Fcq=2o8 zja#^zOigXwTQ^9--86deu|mzvXYp<|ahB;Dh_E^bpru+)om1m2nPwv@u*oumlVD$I zI8^1p_tm~>8(ZE1r%~2T_op6D**aQ$KGaAc)mei!@s)kkof9QbW zBY~(Eq*cgU&=s!aq+eA?Om>320@(?diJkS5@e{sq*3Gtr-6Gw9?k4Fl11!7D+&-eM ziolJ8NhZut7S>9DPnA|Wto}UPcA>pvpnE~HzePo}&dxL0TLpf$Nk@Mp;cRk-(HXKu z16zDknVG|4r#m6G7G}jFcQc72D#DbW8^ylRRR?ux!c?fl&D4cb$*5b9UHRLS1Xf66F{#wAu1nQ(8)OLFbtwompEC; zT|WXnu({5zY$W@eE|_|PPl~%O-&A9ZxO9R$qNrSi{ZPGk)VkF+3_$g4Vbbx`%3PyZ z7dcYkhrJd`v?rcbDDHbKSqNiARp9Yaln5fQQ#QFnD(hwqHrAf86q-R z`wdruzRi8${y8#`BlB5=Ml3Bdk=aaTt__~Qw9H1D0sr$(NiHV_g#?eB7Vj*ay}fvt z+@{NPF?zOX^q3N8FR6a%sYcSvkSEy+<`+#8C8CVVq>9a&aA9N=E*yK?Yn^R5z$6!{ zI(CGbZE^v;ke8_$5$+2+bXLZ=IDbqw5%cIG`wEF(=1iso%CtqWJF(HNf)!{U3OXvP zI51W@Q+rKyVq4(?>_fmRr#i7`BBAd*c)ok^@bVD)oQphh6YO^K3u(_~I9UP0S7%#mou5gl-eFn>I})C~*;dp-S}LrEl!X z$LoEuDWP6A)CiL%eM?B78rsQ=ldUetdPQV~zt13EJ0+R^YU{Evgb7=7^TkMne8GiU zP+*D^<{xSk0*x`7XX{76D_dZ`Vnlag?4oS)qYn+OTUIHV?ZvPIWC8}=EK zpSgRRh@4W6bxhU}PO{Y2xI~Yy6WCj`%t9{O^YQ%-8J$IsA*M9KPJF(MEv{7LNk5_P zU!$Q+ua$D^Ad#zb-b$UQv0GlLt?%zaiUL0Y_F~{@=mHN<#6}pD*(?-ybZB%5=>13c zAAa)tmz&FH4?cYK+s__6`f&aI2Tz`X#xC2?x<|YWpCz}A7Qn}s^PA;{aV~j{IWP*b zrpp(2wgMA)vNDA$Rz8#P(4ff4&|GCC&!wRM;otRmTiJbnzEU|l=Z1q}lr7_@;?&Ea zu|kDUTTJvI(b?lNjB*_lnA%Q$*8atCd-4y+Y1Cc#V@ zD7K~QiAHu2YX){1fx%Cx(QqeLBaTTnn;W7&6xS$D!G0+77i`d!ov6Kd zC|$-r7VIFt&#H)xXwBUdFj18<4`ZH@1$&{m!4fu*=FsGt+y?qQItwn~hH>EyOI!-1 z(H<{;q^9KA#9}Mo3I-*U^T7(z@hN7*ZOO+AoMsewjTTRI$jMG-Tkw|$G3q;Cp--y! zla_xv9bN$4PRAoD03+~dl*w^|r>1=BJK#HNRTGW1=)N!^+4>56CSmsFDF`NitEb~`pxTni0{TcnAvIqgODD-fO4cM-> zvpKe=x&)|E{Yzt z?rpEq1v8-PrXR(n38D>Dkd2dZN4^jCZcjI0-)}$pF1f1JgXeJY%ljXF`|Wr8o7gdQ zVk?c|ZxcjMWuQ_M=(Zr54_GHgYSD|e{!yJAyiUYU#I(*40YBll>=7#kU4$vI3Hm?eLBD++W~5lr_c=ocGBR7|f3mnANx#_)8IsY!1$g`1}MapOmZTA;;Z zTzNIt7#Er<9(K0CO%};$kDCt`@I*yRu6-}VAYSBBb&+d zTRSmml2w0{vd#64A+|=Ox;C)nyCEn+>OgYBRLBB#3Vn8pYRFo0ssxs`+>P7vqr}go z{hI9HdifTxG}V{kJw1Jqv=sDiMJmMmm;ldm(M zFEiXj_%DRWP*u)0#kli4&Xc>Wv7|KDoazJvwwXNk$U)ciHfV!;q$QFF@hI5gdJ>(!L zbKXQ^AbFcBGr+{+OQNUHELp06mfzh|c8ADD&7w@8iuf9E)|uRzOhs;iWliV}pCU5Y z09SbhiMF;vV4)6sryq#*bD3H#Gyo#CPCE}chvS4;sbRX2vD-T7bJ=Yfpd}y|y&V&R zx_HV987^lx0m?wwz&W{8Yk(dU>+|;0#~(hu|ItTM?)M%)et6ap87&P2XWt=$zVj-j zYKR(@KSLCC=5VSG(={}wI}O#g2ucbda9#&65}zX|q0$~zMzhmkX0nAQanBYtJ*^6) z>9+IUUST(rn(4Cvf22S|Lm4pz$T?ITr5IAq*p1sFfT*zx$|_oMz&{>Ar4hzf#(XcK zfmdVdlrtz#!X<&GUZ0Q}O&dx|09mcio*Tkqn>ha4@4k21j`_)>=idjQbVYk54psy3 zBgkeblvz}d*ukCB8|fmje%yFjNfk$$#OzHOn&P8CnWkDtq!91R05-e3T>1ugPTjZ+ zq~8ttoi+{fB?;_bAmdwfjNKc3r zu_+C~N%efqRAI6zlnv(wengHjcvT4+!WBFJ(kZV=D+Cp3^{@TTuNlj%gtAuX+d(UQ zcBz~}figJ?gM$#{sKd&tFHL2&=Iv)8{A2}tJjhje`=$T!qx}BWLjTbVe{NpH%NL%M zApuqBRhsDF2J&b10Q0gCMEyS+!@P^uUb*n^J-z?v*+WTnpS91Um!HZb)n0vOzrFai z|L8~EMKAg4fApihny64xm*})eCk+Xdr$miWISJUK?P(ykZ1>!wA6`Cv{@&xSewTZw z-&}9(6@X{@02wms5nO7LOcQsL@Yvhp&A}$VQd9`Ho+|n7FjOuuNn!*5av7MM`VI1j z%QUP}NtgdP^IV&ABA<*D8fw;stQZJU{J3VYSrpb)Zv?bsg;a`QjuaIJMPjp>0=E14 zS${rYt0}q?S?*#M@&u-ZfDl&zT4#2F^uVBwgYC*YSGcHJqEC~GFF>kW>(fuG+ZQi>TJz`5$bS8c=l=YX4gd8o0BxOw-LpDWn#!Wo zGPE+gzfdVu2KDND2o4mpzK;I1ABoCovE^|uVa3UFj*ALBZZjV}J70N)I0U&c`T2ui#f+@&oRB}+@w{#l; zZLt`&<0FJWCM=rrkPBb?UK72DRFCtsr)aNOgnmbeImLW^dZPZN>b9;@ zJfAV*L>G8{?a_nh5AHvF@A27J*mQuZs_nFEt}v2QC(CegZa$=grHnp=(Oq+NvDxe6 zv|a|`>dYk$s@?%*J<6IGOIUsY-$2{bf0X~hKTga~`PD0T{3}oL7cc%fcB+i7IsPB^ zBlFBj$I$NEh|4jnB*2h|$STk+FgUtUc@M|))vw@gIbiKIqDMqKL;wsLg$)RFX!tPH zykOjh@GufopZresIW$U<+-f#{Q3zYhE49jKM#ShLti-Y$ndmIX>wDxfgbV>OzDy}o z#X)7Tuxc2BLe8R)iy#K5Gzi8x<2#U>LHbt7hBEvr3Q3@Lm({;ltQ;H-VLwbw6pX8) zs2#^Fc#gu=hB9=M5L6G~#$gvPKp=Ehd&UKe;;)pNHNzMMMD`+MT=IjzMOtTo)q?Wt z(zTY7WswIDR8C?Pxy^xSGMmHO?LytFZlD%s?Qy&?LxAb9fmu_d2b$2RRF2TYFE&%QfCFPyCM$L@bS zd|DULb-(@6e;+P9`1iXW4=spXIqFd%I6}2-CUi!7i`sx5o~btXBk%XB7jVw)Nug0@ zG$cbAEF4@L#DbTxQ6ya&fyBkw(&dDmd8O5dErWdK%G3%iAXe;MPA}tf92f!PV6N`l z5+p27#06?jP`Pw7AxxGjvCTXp%?j?ER8gWl-XS8IzS?f&u(F(Z`RuH4^w1jTs<=Gw zM)7oxxYW)*zq^;$VL>@z7_pL72yg;{<-H9#k^$yBoGO?${xRYpqoMbUbJlN%kt9Xc z%tEdc{L~GM=lC|tvIC)o!Lja`Dt)xS!J3g*!@1Er(w(Air5gqL?oZc_Qjhb&sOcEz z;0unRG9|h(kOZJYIFb=G__QfV-rcJ@TBO8RC|CR+vH-RL|7UK|e29DPZ+vyA_)ujA z`dl(@ZCCXzlDX7*0HBD&Zh}!S9UNM;LVu30uvwk$??;W1m@ZdosmX zi5WRVG232WOXi5dtfG~UF_R%kYLcL798ZYEsu1sHcugZ)*@g`PD#TJH3RN4O48kYX z=S>TZy8H#|@&fke1r>HlG@)Uk-<6{3JhtPe-(OImvfujut zsjvVX9Tq@4D?^mBCAAU_byOSMW}z&E{>@s$_BuI7p})Gm>Ej9!$fn+E7y(M2ef zM9I#WlCIFW3rx&lU+EvUD*ii=CI_p(p5%qg%rV>2u?)jS=}?<2t3fsygAUKq%wh3C zYpeIzmwM;yMx9jb-TR+IO#iIlXPDurj05L-N zfbK-tNm$ncv9_qjN9a{^THq7tCE$uw42|$cN8U+T#Q~+cWe=tzWbU#xDBK#!_vn^e zSVU`M$tc_fDD8d@2jK31nfG`T?XSOHt0qsF$D#%kkm+?;qu^^tXEsMci5 zxvKPRh>dtxy$*3znyzr?OD{k%5I=ly`FpF&@8AF7gU3%LfMg%PbNT3l??c7vw|n=F z`uV= zea3p37!Ap9b$ah&#G8p0PpsvI$DM{5wxy3 z0gJK2E_1fYL~`Lou$3Ma>`LF%%}Phg&?#;KJp>Ao3DTNP&orryCW^kHQ&iqqUi%(7TVps2}lyd&p4g;+zi}JXdDDLJo4{NSSMc z5w8SqPfH+hAI5mnG=~>y1dVK4=bo=_ea2%{=PR;6bFhFF3N5xY|Am9O>0>G(^JXJm;rM+T$P+NC>Y zZn~@nst~Cu1@y=phC3Mx9!e(I zctK;0r0gKnZsAD{Uc{wt7E5BM>j61DO!wr0dQ8#kWe|oo0xvfbki5(8=OiJh%iy|S z&A)#hV^w2df;|aD^pVOBqs6L~miBw(I9UHOG_T3oKU<(WnHhDN8l8a7HoDN8K&8lk z#r=3ah8Q0Qs@1PW2g8I+y-{OOn{eu3ZFn}20EKXDMw^!qRU0b`ha(=ur~ql3x+gpl z{6Qo|Vz0Q>HkDeJ0S(gV01uF%X3oV3f!gy*4kJtgu2h~#DykiKF5q>V z)_8JYUwWkNhtG{n(WGN*a;}~e5seCVa&WW*DVMqq57Zu{=tI8J<}}Bt#~HzkTtX`_ zzSJf?DHag66^6BdReX+Nv}|4g@ykiN{?YwPEKsJoi)Z1I8c%0Z3tt^;QHWKaWxeD-H<6iKUYsz`s3F>a9pX_VVmE7=EHT%uRD35~7UO zI2Dx11VQAo(K?A_Bf32sa1w{L_bF1 zWU>%5=*ekH9tw~+pbY*=6PGAkk&*wC+zvN*Gp(l##Y8lc$q(wL@Le7~Gc%2Z z9_UTLi5YXM=R(d%c0I>E{O&27);so8*PE>d@P5sxLE+QVnpWuTWNdhcEubT)JnY@Q zB9UMQSZer)>+zC9K1#2}Zst45SvIi~OEeq3m}*GdRE1~QFb0d_@2OLI6GIff7SW1V zyz;64_RlJ75&5#uv`c0bSSCeY%Ctzi%ZSNSigK%TQ}Fa#xF*=rsM7TQqKU9&P0zker9EUvfy! znJeWga5Z%s@(NPQG;~v9MNBeSd6;R>SO%@RddXd@b7Puj6KFZo*#gzf0f{t-ep>7{ zW5gorA9%6-VNR+FbS~Gg37t02iTV`1BTGb^hAMk_wF#8nXHq(Z1$ix#8rXa&*w=sOaaY=xWV_psGsyGqnt7X>Ll5T7OzVkkM<- zN@uLve}C$~J{=XEjYgSM5k0CLzPWONk+m5*X;d9qibx0?g{55=?2GnSbDKbWNa*rEhCzV5G5CDFj|Qy0g|({LI5E{+$iUc^bV%Vm*aT zhCGu{Rz$MynKGv%PG|gf-2uTbuH(TjS9>`dYEB7RpLhlwT~Nj1P&t_OOen5BM6-MA zHSCriuIn|0q0HM;X-4N23K6vxvic+SPN1kZU+{42o^K41M%0RD6i1x zb98*QCTc${|1J-Yq)$>j$k_p4;*yz{H}Xq+FVN^@*dlO;eX_2GBbFl`>svPJTO zah8XNAS=u+HuAE`F1jYDeZHa|Ir;}G=3r;)M=$Ye^$XwGgIY>SFIQWA;6B~Th>PeC zi^4=If(AzohapiPkaVV2LDB6v`Tf*4c=p&S?~GDjv|khNtyJ)v-bu+F>RxnGyJPq1 zTci5?QP_!qn{dU*DErx91b>C!qDEqpy`8bSieCC0s=Ql*3|j&&={3f#@(KxLrNPOE9Vab3!DI$ zG9>Jmm{HC}h+`;`ES{m78cres*`5npH6m?#e@M&DeO%J71cBvoe(JyZy=jYa;;6^d^5@eaeyjHobI)WC;i_c2fDYPn3YV?Lv1qPs$$ z{no^`sJrh6BpFo>qCXiy^0dULJy5~JVva4s4$N1;+Li;cw@@Q*D%Eh*Ms%5E9yAxp z%@y4(#2JFg7Zf7{n9%nUwJ0)d)^oFZ35pMkbeP`3=_ZUMTB`ONl;1IM0=J_6l|!#5 zA;C>$Ls3V|zgf!uaX654|0sj7r)Z$k=}XT_(bhHy936mgrsTv{9+03nZ}Y1mTL}Qy&l&V8)UtT zxKQ|`24H&l4UbQtVnp~&O{lHAikq*!_qA_*bNTiBWnRR8EC2BeZ~QO+zG*oOCQz3>p0F-t zub|8^As4MbC*yHQObYgF&YM;6t0ZVt4iv2$Px|&d-+KG~Hp+SYv~+xDZU1Xo+dF^q zM8`Oo6nQzc^d#*$`eekQ7D(wBS90uNg)iKv-002M?v$AH*@KVneS7=X?|gOByu0S! zhkyP(ioUjAM4qE&&=?l;i_@W?BMkY7G%**yr*H%RKmw()W_x8iZlso@x+Z3hUPweJ z_BlFqd2lJo8DQp6a$J;T+*+R6CV6joVpjYq7#Y4U6#;Sw!UF5^H2 z1`&J_bUBgSBE58?E`%r-3^zIOJX;{4jak0TaJ2L?43-|X_74O*7FoMk$Q1iYSa}9V z;tq;Pn;?*5#dwl4WmpP1BA1O+Y8MfW1DEHRMw2jeo|ScJognRqNn92oagPj^(%U6| zh!T2qo(39+qJOKH9rI4<9oG}aq??G{X3;Y#n24@@4f4?j(|Q47i)@#OGy)DrUn;wM z@3@ia4QGKy`KF6Zljj1hy8x$uuO;c4z!Bbo_ki#gZDc23yWBWY`sDC2H!tG6KIb%^4z{ zuRu1^01*9ulI=u9=-p}*8uO{P?j~ufDIZFuIq%d9(6$h(2aO`jqRZX?GN(yRBi7xJ z-6_q6)}nVjajcRz{dsD`i*@9vXF5;YIA;sflI!sLn{a_isw;j&|H#qn#I)BbH2=Z% zv-K?^BTwJ@#)FS9zk8?o@87w6`rzT?54%6*0RGPU-Fx5o_Jj7a?oZu?hd*CkdUEAk zrx!M7`kU)}EJ%A@`-kqj?vJ@&XAIu@wYRsw`R?}D+u!K^y4Z;JflvPK_;>HU&5*o! zQU31aqIb_+l)uYGU-KUagZI|2gedy@ax6tk){(q7BN~;krO8!{+7#10 zih3!T__+#3#>HTT8eHmv6UhgUDJiKpKD(;sts@eUC2v>H0N)LgwKI0UHQiG?P-&U@Jqa9}1Tt8&q8mW4h`> zu;#P6Cuv3A%BLOngo$_32*RhRP5P01Mq4OI5~hJ$S_>7t2HkqFkBf$Nq~ScoUHa6w%x`GdM&K zHqdIvL6UFe$rZ+-y-pA=zQ)?IeukY&ebG|EjutQ!6fzy-RQ@BP#$!m37iJ*namseg zxK)A;f}FGyDqc(36ofGAWMrCM4YEkc6xOi-N>e``kGpAW$FTxLOkjefQoR=2(U9*g z4OQe}H6O+((=^CZamC`29eE4l0M7JYL%fbO@mn)J%64g7zsj}jkJ>!?XP!-Z4A2u< zVI@0JnSD&0QUrxgX$(4J7cZ=7ZDd%{LJvj8@jwM2g(}?q`Bpc(aTno#QRz1kkKYwp zg`hdju!=RF+}!3BOf4M35~peL()gQ^C{dHJBB4Vgy;7l$z-sib+znG8?X+H^b%FHy zycPByXKhL`X5VO9Iz!Oz^cw)bGv3_YWC-MZGs!Cr!(bCb5A$pu2XdS!6UTtenD0C? zSW7#MVI0H-;pHw%!v&02laoX`a4dR)?|x5{u^9@+Qm?}?-A4gbSn1h-0D_JT?#VD~ zaji~LDgyYtZ6L8r#W`xjL`HmYgw6nDJa3KHSPPX^6kH?ep9}hov^4tGn zk;;GB`xl45YyVe&cerle{f~$1+y8j>@ua(JdxP(N-2TVm1D}07>aJ=3<9i;VdxGYF zDu=H*>ak#ug(E}#+U|yx^y^mbW({+#%6pynuEliga>RXvAqLAd-Ipm8#8O!;iHXBP z_Es~z(Zku8Rbi{9L)g+>?tsV4@TZ!cj0O#i5Bf9+7)7 zzP7^DRoEm`6tHC3g9rk~bgi_M2<)N|s}}FrxJ+g+VPw;8AEi&(6+oU5P=KZjj*x;$J_@>ybmXW#FK}(81(6!cCux17wjUmmxDdW!=$-{8G;BwJch!_D? zArrLq_|yLL6{6X#T7yf)tkSbb1}l9pnXLh&V+bk7$0qquHUTk@Rc#Vg9hkEF$= zr8j+VTVhMThq?yO<~LpDr3_0g2KeVI5P{FjlJ}E;hCgO@XA)L*CoODoEM$v4o5-UG zdzOh!(pSbbW_4z=4P+h_c$|h7gbK*3gmq3naAUZq5Hy$B0yy}Vfw;A=pw&QwuA&hA z$|2xcOGzP5`#w-MVX9=;Wuk6bvSuUzt){v0G%}m+7WxJm?%)Bhs>#9_rre_H9qC1H zA@~CU3T`KcTzM4I?rxPd#u>UC6oyBQhKo2>PI|##%A{59BA>L%vu%xv-h@!0liBVK z3EVItRFjOOQdHz0^PxuS(6q2_F#hDVx<3>Oyb42nxMB!J5lY1^CuHN;No}~Jz%47< zz~pRql4?^Ug(LaU=rv|2lDeJ`g_Zr3At~rpgGWMJh4SX~T_YLG%Mx^9i08or=xHig~A%JmQ88jI!4XnNkf22!!GehPboyo-4!I*jb4+etJ%9#C1KA_hZb1a{c8FGAtXf)rQfvTI z?xs&zm}YLKL2>a5yv$beV(?hzWEiMZHaR~i!dDBLVrAM$3GWk=nq0Z^LXnjwoZckJw{>GUMcVkbWkKvW`3~brYGQ;rtVP>p(c=Mz z!f2TZUx5V_^y8&v=ool!Iw(mG|7~&&e^G|S6fAZj81TjrQVj!iCbA%vHMGj&SY@fL zvc6Yc9IL9xRo5QLqlXVneKSc#loN4t6>!!1t$eJSNQ0n7NDltPFxCy02 zb6LpT6+|3Wf(o^qLjLE~uNlPjLg~N7zZ*$XDQLT!F>gk`IdMx}@(h<+?L3NQ2zq9f2J_!-WrND`#HzUsNGA%q3a3^jQ08Osvts^zFiok1tr{4YC zO**#Nh7yyx3bMdZBB0=r?^h9qiV6W-7D1?S7&>7*x|>_-I+PnJFQ{+%N@cpyN+axi zsffX(3qd(UUxAmQ215-&Wmk~sZtyF_gQ2nyKalL%SwIi~w~KaM1L;YO1V)blS(Nz` z4Wgtd6tm=#Y<>q}XjX>)LHDhobz_hi2dQIhz5B{fwKHokEt4&|B^a_ZBI|Xx5qE|4 zDsot%NSfjaLN187)_sAA_f!U7k0qfz8_UDH7#gTPJ<}HUd{*XUDrW#81ZhIQ=(xK~SRr-~IxtFX8BV&0Nj@nwR*5&7 zZ;`jKMws^jf^hRv5*`Z#>09WY9T~T$hJzyPGJI%30!O(*3-T7=bOzA7rJ$VHxC%(| z^_7j>)EFWTN6jFjJ9q@%LV7PJ8&Tbc;vLC`eABIGTSD-XwRz{bJB`2#a!WTJ`;NfauBT=c0x6guTb#S{f zTE|&{HTce4v@n}|ovNsgf;`(W!!#A5Ho6nMEM`}*?vvGJ)xB_K3vi-T?p(5#P(nLI zmSIbYr_CY)IwD~Yixg*iWfh);W8`X_1$H{)3IHUi3FEDisim}{K9)P1Q8~+TR;fvF zK=N1VO~zqf?JVntXzd}T3P!g{#}Ym)#FY0$+Ui48IT5{FW@4U1iGhJl*&!=|xfsrw z<`-2iR8uk;L!>HDguAJ5XnUvC&zk7aptDU^SR|i`UoMOED+e!DH(NRT4U(HFWX8lz z>@a|A6e=Jhz!uqzJc5;>D3uowwNpzdj$?pEc{ZsfLR*k41QX{*gqI1S@u#-8)=KfS z%j9%22BTFVaxPm7%&^tc?{8Khu9li#324E7mOiF5Fq|;MS4j4mY)n~86G<+U&eoUOoCXb;nGI>v&U0DiK#Iyq6E{0TqH=~FpKD$Z{-fc_ zmRFIGeFNoEu2Fm>U&;FVrs||M1L!J8?Lkk`j2vR^O^&m&Ds%-F>p&z~5bB2YCHT?TgPR1pfmnEFjwF)>*JB>ajByA}K~)I~0)P1A zz(PolfhMFCN2AwMJD{WP3=Pi5iiYmh5V3;q{3~pW?L?GMkuk8rc4!IBF02R z5aIz1p58>oJI`h$s>xV#rwx(~Gw2_QR3b)7k8hLt8qHV8pyvR?zzAm{IY9D7dd2cx zOab=F-DH_;kK!`Xp&UR~7(+o6ZT9+P!3BXLTqeC%+b@Gkf`SX@XL?J+G|;f)let_o{R&`h?>$!-cj1hUbokw`39 zjb#83DO$Lh2sB0e5;>5H=GvGxOiJ&RwPFT^E4o+!M}k-byFHu!K)X`8lS)GKD&n#*K}6O5 z$0+341inJ%!l~&nu4E-Fk;`xs%(rpuGGxum%FuvJN6%1YJW?7p#RJ-c;``#WY+TFZ z)JL*^ZWoZ(HDEJhs(bzS7BRIV!u&ooF`25ZVwv;hUf`shg@r&)^$gM&%U7UeO>|mRv^BicX08dYQ=e z>S|@Svu3(X*mXsb?=}?OSr9$~QD)r#PWWDI2r{kk->Ek|-GVr=q`kc{Y!Nd|wYjbm zsS@4Affp($e%T>WLB?7iLClQaU@Ao0jd1{UrukAH;ni!Xa+zC-Z_P-tPZ|`|pbki@ z*pfLEhh&PqBjZ2-;8wID-MQRN)ovyv|iXgi99oYNc`V{+^_J8!qk3@n4Z zK^E?&Xl{eRWg{nMK^#%IfcO?F6|~nFv)m1^KvfrJsI|+BHQvldvMMu}pZP{CQ4?UO z$|(YR`qGq_oi4%`vxv5$5FzYLYzdW?L3p;^+LuJ0VN|1M4Ix)vliBHt%{S$KuxjPb zdc+v60Bg`-6#*WDF=L{GIf$%A5Fsy7Yokc_iFo2Bm%p-;`~~VRqvsI}3d8&Zu2z zc#_cUH>Wd@E>oItl^IM)8Ets2_!sdwb;=lgt7odZ0D7KsIzFmri=uRfd6|8OLta>T z$oc5P{@&1Q>sA<)G*+}Ucoah%1n5mF zXxMgdJfIEkdx~umMQ7x2Mjz${nmD zB8Y>HSeJjuH|6F~zg?DQmqH|5nDvs(ST^OK{D{jInhj*kJ}S&&yEjw+U<=-+^v-ZT z5t+-h)ZiMk@B_ocToy$bkc8Zsv~MCfdoCYJAt&XXW+DdU*Bo}03YV2{3Talhmq37`STL9A91@Fy z$gt4zY`P{gFJ5wIT!?zlOlXt40bBJ;vu~z}dG!H~rPbmMB1b|?jDj3Mz8l)t4A--6 zzFB}g23X33NChz}#Ybbpykk}^Fp;|jnh-3Akzj-NJr-2SWjN^=Y3e+wFQhMlb4oa; zc1zYy2`t`OB!tmmhXlyT%MyY*xo{5^Wi>p*b@FU_3J{U(UPUxVCO9I7NKkiihyoj^ zJ?n;6!`TaCxB)w4hhw=23W~vma*}CTC34spf66as7_igA89Dz7kJ2%HRiJ*w@W#{# zM|Z4&8nL$^!Gsbx5NwFSu46UF(psTP?Mc~4wFH+50QjuzQjwh73Ns@%v1jg~HhhbB zVL?2D<>f6|deJa|VKOPl8Mj||i}z$PoX+%`L}wI5c`eJzB!;XTw0xzVo?u3i*%xCu zJi%&#b;if!-RCmChKWqYGxnQgl4sLSB%k8isMU@A$z^swi!IIqL-^2H@{qK5aKdT9 z5EWm3~ITDd7xiGD}mI zR~8C>iqw-mi(SJmh;r0rQu#9*SVZA&%#|B+k3i;pg+RJv_6zo4#g=;DG})!%QFnu^D4()>sFMz$3T}+59GR~&RA(bsE(-$47*LaywPorD zyb8u8L7&H+yKY^C~2g=yDNz&$vR7gC$AkXSh&O9#MP2 z$<^SYa`dk#3c8HR^D>i!iw%-M*-~bXqNPifiEtVK822H>6bOq$tcsU~Qyyj|*XD%q z;~L~kOm2gWSvr-J(xXF@n*~fR6R~dE-O!&bh(a*_K~y~p2on>=N<#CL^+jyz>IKL( z%1E8So3tqWDP`HzPu-F?R!Xo~ZO{nI661?4L%1{B^&YBbyS zToz*z5M~zGBzdn0yNqLCqRB~}*8XNNJxp@Yk?Ugqt ztl7|?aGAmiJ8W~XeYuQ>V7Rg^5oVmzphqs#z&q8Ui@%==B*PWB2@gbcr*~|H_fS}k zK%nq ziLUkaIe-iaMsG@%th4Npu6q`QUmGOP(n3cd7a_#UWkYm9c(ybVqHwV0D_bL9L8Tg2rsPD-mSIl*CVNc7hu`)s zgeM6a0k#T-z9depCkleG3Jmn0WR2X-!xW08g--FT&pb*fcsa|}Yc7O~{W@HMQd?PD;9uW$hf zkf<_u2s%IKK_gQGlR?M8>Tv!!69fA z;YDYs+l6*77{^ntRTtHGwkfl^xJGUP;(PUr5rTC>cwhK1VHCj>d?%jvUvx-x!A|WwNqzHJQ8*MO#Y;R>t6haTFt< zeJ&%xW1)Ei#6;h8nDTU_W{fpLzmYpbmtAH>a=}up#^8WXbR~Q`yYwSVc5D;RiJ&#Ho^&yg&SGlRBXL!vF$K@&Pd!_L?dTT4 zcQY3_>*lKfLeiU&NyTam+?CMHHc_=T{6_v18v?(nX(_JkV>VNI3+?o55?7xLbu}1Z zEIfuLfOzF+#Tf+zSmLKaRjdefpKI`J0yM5HbRSkYMY^XE3KbO@;;P7qr;q3?jTjy;=$)A91$@;8!kzduEkb4%u!n4(!%c zosoX*b(itYo<)o#w6Y+SaGkN_J+OLPz6fi(Yz=6UJ>z%r6V@&4O%-fMLlHP65ulCB zHfX#ucz(h0P5kDZk_qD%9QUv@B!ezXtv0i8V5))?HE1UpzcY>t(>|Iyg%xHHI7{Os z!vt({;&}`{v?Fx|&3{H-7o<^tAF2iN08YJc8ifTuLx`S$2E>cNk$1}L`U*}xxkevq zUL|YEhCmO2^l1wz#9ip-Fa#ZJGI4h+B>i%glJ>ZXyGata0&8 zl49}LF@{ULss&j2u9!iI;!IFtwQQQ!i97p%+%-GJ;d?}P)1D$!3-Ln?V(qze@Nc|6 zssf1&u}tmwl)U}TPSBW*4jvO^SP%qh@- zpKXbyns1)SfrkefvocPPoxrsL9RLbB&iY)F-9j)Rz${WaKg^s{tq7c~Ll8m2Ww2%? zW|)eSg_EVX%6HCN2-GX+Q?82b#nfigBW;lu5}2Woz~EK?7@@Cl23(iRpiiv7L_o?K zN6CoGu6RufyZTuypgWTJv$6XkBR)L!sdM&a~ew+MuSuPPz%%q+B^q-(ONe7>qX?tO0s zDqCF~Y-17Y%fcwzg!+Y2qQF(24}pBT0M?99OC6!&oIre;mOEy-cy3PJPyPB;-H|Ky zG)5n44GeWoJ0FKAdr==)D@Ssv#Vht0om=~UtA_DHUEsT)I$0Q#4UVMd5QdER%a8}O z7kGx@Dr^P@^jyEXJMNX7SKE|pChUwPAt{bxgz!|EDMjI;kwJV0ZWtFJ0QP>-;cSEC zx$&pF@VEkf_IbZ`cT88FT4$s#k_K@7(j2OdF}k{G#Heb0&PU*Mwd7UGK0IXVgxG5a zRybTk4CV~0@A-UHcfW+JuiO9rqC^E4x((0fv-rflBB5HZ_!XxRSm0x*2>h4%MBY>7N z{4gRuY9fqo`1YktlPM*@0uaYR%BAx8>h36$!c)StZ- z5A;)H>lqy*#1-%a=Z>yvzKBrF2&{hZx9*Mr{jpNMowTN^;rT$VzyupBG01SorIqvH z6xGccthUc}cdQ&%hJG?oIL3-n8}l{7?m_Mp;b!@iu+Xi0u3z09L&79h;?yE&I+#hm zOD9F-O2Vr{M~ydkH+d6~la;prQXGyxxVnn8_;*#xM{`K2c(uH)YTZi=iRGznJE=c~G-PQXx*fd2ydgo|8< zN`r$r3oj2!tmK^MQy|97k~)dGl8CvCbPj}#x{ZaEX!YHHRd-a>x4-cm6i5p5SVp!S zr|2a<^?h1`IgYItRAo#rk_tY$N zCQ4nv@a#poJLtJOqT0%;;?JZx02T~Veh zB`ahJm-TtRx;ySkbif;c8EUogs=%l|d>Ne2iNPw-0bHI>)d_F{^MK+Z19-lO@G7R0 z&C>8$1Sa}DU(Fpej9eW?VxBxseyLdnSyh!mkrs&q3#Wj1LOk>majPyM`wv-xg#2|&_23v5;2M90dIUoS_TV2Ee8bc) zrEH`Quag-!SuJK9ikK_b{lSmMFhu9sJ0EMB_N7Q3L zSmpbzyJO{K7|Wb43Eu#hMSPH+zm+x_bz0CK8tVj|qTl+}-4PSg*^5E(GUHg&5~co( z>LV{Mk_LrU;%?5YfK>iw|7j^!WK{2m3yr*9Md&PZpZ!;NN9v2V&oGmp6O{^;7>;mS z90NE!@NQm!c+fqe*IyU+90-Eog;Y?C<g2BsDooYS$GgSMSDMA%^l^J`ZWZ4NX9X238FEz z(pN9)lyl%drLLeps+?XXoTL(fHz`eV?FgL{yI?*=L+!bKRd-C`QMCn6N^wA9rV_;P zs(`G;0l3_{KudL9xNj!{+p!?InW(bhZNX2G%m&6}t3UUQ59;o?*Yt&@8iw2~j(-Va zNjo+Fri5m)Db7sUe|QDTH{77Pqb{>_nwG^nT72|lMTe>_dIr z_MciAU`620=&Uh0c91{s7u?}-IW*%~Z37%}_-RN*3i%~NApOzr{np(PJ|xeLeL)z_ z#t(3zcBN7WIY|FD?na&uK4de(rNbJ8U&((FwNNzS?ctnRyxr9yv*$D_MLWTX8&g~*I&g}|>as4zv^<2NIJEFWOLPv96E>xl7rZwn!QnXJYtcsESVezTc`lV%#CP zgo&3VJC2oMn_xAkDx$!k%AUgH9wSuS2-5#b(IIBs`;D@sJ_=krq-ZpTp6ge2N6pwV zZ2Ygr8T&8HFG6C8WU!nxzaZU&bASk>TB9_B{p0y^!u99ji)hioCmn;6gb{t>tGYX? z#-k1hMYL-a?h>{Mn}#~4J=kOdOn^cI?=d)~GQO|7W91APGnLf8%&AFzmDNLd$7I3< zAc(5=rX599yx;oO-4Rt?%NUqhV4UJTa;^N=OQr$L@L<)Guke0Tl2=O9qNC8u42A5Q zO7L(-bDOw|=GLC}x$cgdvz5zrh!AK&lF*-|KA4GrBZP0vM7+eZ|FjCC8~6qq2jZrs z9vM!JUWY@pz`~`Y(r^9h?zlHU13WIY(#R8H0f=5%2BA@ZhxZAbDXmN!FfTf_x2kI? z@7FQX!7Wli)l}`G(e4=aIUjX*r162xBlVUprj=9^z51XnMg&GVPu57ck9PE2xIwQggkXk>R*b~{oZfg9T{E}Q?oS8F$uo}j{vZu zFbS6s*sGT1f3Ula~6E#rK@sOem3~Qo6+NJtEU)>$|O1J1M08``~3!@DL z;gbs!muNVnkd5z}=W`;c+X^0Nwxs?B5XSeh2`ONDQyG8I^ZBao2tVb{qB>T(8xey% zS{gA>eK46dn$aCBAN+;etMP9@;i?&sHRB(=V`wy3Hw03nBoHE`7l{$-D$0FqOx+#n zePKdsH{cDTFBO3a*)FUA-Is(p_S7;lR$WD<&-2yYF>0aE1IU%6jdKW0fE#PBN5&~* z|3M#P18)tZgq2E$Lc&x^3VFnv&eSF;5^e`dC`N+kt3$;4tY6(7_xgQkR$s56YWFJhY(s~?COZ7l~U>*2f_l^5J zW8ED~19im16VZvDw~8Thb!8j0zc75g=FY&?ed|8YSa(PLVLHL0l7pOT9kHm@f?@Uq z;?t^MbX|%qeEs%pVd(P;G}?Q}mc-GPK-4orz;QY>%awkBI?L5(4eRcx5JRYjta}tb zoRtW3C?Tn92~f+|o90@?U9n4%|7osocRJ(ST({@6qL6;mk?*$q+B(AYH zcPm-KefD7`?^ynpxzz$e$XWpByl4I5TIytmq6WU2%_d!RJG@@B8_jb7p{=2R-m$1p z9Sist%AN9&R;wlrDo6aorvF z1S^Owf!(AR!G6=D3qO#%Bh%Z8s9Sl*b(vV7=c~Kp9#6;6woqZyh=ku}58@&Nt#q%# zyY#vxZmr97`aECV9rs#JG=Ay#C-RoKP@`1(^GO9D1WXYnkami{`$esV5-Ch?FlYD) zk!3>6lr9U+kObJ#X-|Bi?vC(FI2vJ_|IgjM07;r=XJM|st{}9M17VOsVHyjgm7uki zm6ewg;*!_hMssO*&+M*{aZ}x0GgEALRjaCcc81b|3}Xt_^zQqDLHkj; zcTqxGE!(or^Q~s_w9wpBMwqsKfUAfmX@x34)^3QBRD}F}-_^1$>pb6T7S*0nxYWXj z7nuAyIShrVDUL&mRW>7XF7-A4%JL&>p_?)R>Kh^i35?@UE6-M;E(;<1v5DK5`CBPl zu-5#oWKm*fi*$+OS$vc;I*A!=&4p0}E6Hi6%HQ*?hDNRPe5+a18G<5lDZ=I~xZ@PA zrBpB#cTyw7oGC?&8-1PJ|J3cn`DK7}PA{HYcL<|qVHRZvhmd|QpcT(S+i!1Pfa#W{>B_@3-*B^kR z3e8t*U{s!{>Ka-8qr8V+hW)+c{WlL@KiEH+%*ptxr-xw&mIuLgLy0 z;$YnQh$bwsWm>D5x^RWPSLVO8-21Gouoc1mbynEoNt}AI&(PVT@M&_22gW5fxGiU)+p{0yMpK)!WDN!z^N^^F#=fYZG_t~p)Mds@Bn#l5M z|G%8b6-%t1+eCi)pFW2bIrejO)-JufXU@gZ8T`TKUyeu}f-)K@C65T>he0LdoA5u% zSDQsoV!Rd?SuCsY%B78aC;N}NZjZnG?YG7)po=Fp^V{WBYYkRwFf%h`@$Ra39XZw$ z2Xe}()*?RbE{L7Uhq(o$A@l`6D)O)B+|dF6b}TYhtm#L++?l4tGC<~(9!IDXXh-A| z4^2USgt>{X(t;6)DKa8vjR=OFizq}12XX+{4UrC(K))xlPJUei&5&;F(TIscD0erC zu`P)wDmjD&iT>fXetPso>p9cq%fIifx@bL&8;^hcSC%h-k{L$?*?Ltx;N& zsDvW`rKBkmLQ*2QoaLGGndU84XXey5z4v(c$;C(KiZssE=62D@3#Pcdv6Vda>Mv*| z7yo9_w13+_E)Q|(dvBnhV34U&u0_`u(iOUt!eYm#>UL!jfrG&ilW9M1bJ4_~9PJ() z$7{QI`d6)@QXN8ST=ixRK~R$=_3E0hVv)5-Nj9|KOV@$v>7N~c`A3+Zh!^k?s=2?j zcK|?mY47d9!O3ff)fGCu0+1uIAZSDZk9>v5hqm<@B;ZD>jSLjJ5InTJ$P%LqK12D) z3x2z@Dt#I2A)<26YWcVJ_LzNcOLTtEs8ZpZHRmS44plwoWyg2Y?WS zBT9ouzLxSI>A{F6&P>g;#bWaEazOGDt*2F%*X#(3zv%RG`YeCZ6}Qr7=Zh|xow0+Q zOXc~^&Vuz_{s>uUwHn;#IwdQuk{>M(Slq?uHxENQ*0^=|K4x@Lt`bWS1h0W4bi1&hK>BX<57yqS4 zv-G*25wpFZS$c8bp=^Wxw|?7bmfr6>#BJR_*?VyE^k{DyO!&I)-dnqG?;jrRKDubz zkNu%P>DGBc6FFXP$?d zq=P*A4lmNlfAOnzJi<4>@YVW0Z<$5M@9cgk6rA^Q{62ex7jcDrw%_4J?uQrW!EfZ( z|62l;(YAjsRFuIdUc2|s@yYAQdw1VGcyMR$c<I zKZ@E;CzYemw7jvgU4H1^JF|~?G{5Tpw;v0eMEz5X*bJR^)iIj6>rq4i4x5GOr2;o? z=SE|mH&^UkEr;C3D8;)m`DZ5K(kXRZ8juL~4QkD}D(dbvwx>~wHm+)ju3@yv{QANI zmp?t;dwBe0yFLG)*&dkUt+Y0xTavV4m!J;e!A+{NYN@?~;v@Q2vu36i!#zp#!Ph?B ze|z`Q-oeS8y*KxdPxg-P>^(m8Cv)Rn{W2heM&yJdso?dZXhlOqR!+O!^kb<}v^O`= z<0<1^Xu8%N)~i^qke--r37oQ&k4}c#mKg4 zzpZH!K`YuoX()Tn(s)+pCu8#8tIo>Eau)hzlRf;@{6a6AOC4^s{-X~>6>WPc%i31? zBD3zK#hE0mR(;QN=1j%YM~`m2{^a~{-KWQAsoe3rB&v5}_AH@P#g%p&4syzn(#yoc zwFlFVc2LdB^l-)81;h3C&wcGO8f`Gz@x;}LD9Wi@w!~+;#OXBqrHMdWpdyq^j}~he z4AwiIUs)Neq5H5-bsDxc(}h zCaqgtYAmnx1H*%hLZth^MC$ce@$IGuE9T~hJ3i^(z5V*h{v+q`{)Cz^#z(K@Fl@Cn zYLjeNTbZIDJX+n(NdBc+FbS3|y$ooamc{I1pRwlUHZ~sSujWtve(%=nPaZn@L!-QR z{ABm&WcQ%HXl93MQ}8^}`7KI`ZB1tN;Y+t_@`-vykx?9{|5qHt`FDKd&YolMXzyWp z?&|+o?!=dO-x=;696qhwlC8OiDsBlj3ef^bpki_tGeJ66w9ieLU28+RcvOzjoIJyJ zCg{@tHJZGs{ffZgEOR^`e{#4#@e$@9rEK9gIh0|IvVtw-NN!PzZx6^Z(alwTPumxB zs`@-DjPUF;Xtl0^=MRPPJKfpaec0W7@X7I=zwn)!bvj59MyD`D%_99WHM9+tTVn`> zPn7OO3w+rKqjwrz$(iu^Uzb+wAUS%c`y7|OgL{L62S@MvM&p0Zt&;L-90>d)s$yI9 zsMobgbdf|)GXW*t)B-6LR-a~x(PuyTHX*vAA+;Il87<$i=F-7U0iPaWd}m!dITOoP zSnu%hlcT-kg=g9pl_#w%6@qEZU}dFgYBZ2F-qU$j=Uh@%%U9OKve{lX`b&pz?my@} z;tW4)mFt?^B5Fog0uMO#-pKuFzNfuPzthwcSx?#J&$48k7qiyO0{`Sai_z_S_vGlJ zg{}`8QNE~ds|e3)MgLP7dz}+Vpq`+@+1WbYyi3hL*SD#TEnb`#xpna5>B(0ud69BS zY`Y;yB&QX88oIg_(gu_uSIcVIB(++Lkm>YIu+Z|vOZT_j(f-pXkM}px)SEFr zv|f}JXxzCzCEabERF&M5(v5&sS$ya1J$t%pSa-S~=@J^p!ZKPP*^*(|cC8AQ!FDf*qP$TrLuN(P^wc@w~xe@#^Tf&+(uC zO&3yJLONdQ8~eXjV+`IwE*-q_#^KRfG3|S0i1NT1jVVRIRptGuh)a8V4W9K3AM#() zaiObU&xnI#EN> zGv)7&PH2rd!*5fCK$H)8G8m}B4Jr$RS_2$9>35O4}Oq=Pb=~7Em z3Fpj~)gXClB80z58JCd)8=mQFZ74wA1KUhjzt4 zegonSyL$W(Mw@pL7Mh;MN2+HCP}T3f-1V*A+rL`s3|1wbF77x5M@HX$6YTJ&7 zuB~LnQeI+o{=LUz-hJ!o$-~1>EsStApP*(yWPk{3+D~vb+jU+hcc`sN**0c>bvn)s zIbNU76EXolAg37Aeq4cJ`5;@)R2A&@JoayRhUGPJ< zXxi3v8CbTkqn}#SmHnoot=yvNk)`d~&3><=XS^oOdRZ@jgc9 zCZqG^@$M6Ofjcj~+H(pXyJq(fPUh#oT(WxfcJxkEBQc2bW+cRS^g9$-Q5bFw+L|9$ zXv<=o)2ogn@{yv@@EyUZ2`YKKywOG9I%=quLJW3n7)S;RBu ziaqs>%kK26r)^UEdKPH8lYaCrc)(E&B<9H031MhAN5T2Dtt$l;?SVUe)K8SFOMZR%XH^%TgItw@xB3vg%p`y9-==-O?5d%BSW>v)2K2 zJk?k3vq@VM{vyGB;+(Bv{F$y*qme0p##Hyye7N2+)o1t8=+L-z@L;4lGJJISsYR2z z)$fA>wKmo+BB;JYi(EQkGno#HFzpd4*L{&itIZHcdym1^uEn?+N4szCZ4BPoeQ+}M zG}9ks^gxRqhCm^>K`|)V0%x}a44x*KaKU%gj`QKtCF0x{9vdtc7bxCX`yK6F6V6#C zZX~_5z@3I6@23Mc&Bj)Tzc&7LiP#(2GB19!2{Z^g?I731=_YR|3$EGUEX^*iZJjaPd8 z8*lJZj&FSE%f9^J!NV{8y7G^inZ2|3glFB~JK5b|=s1#|hNgn3)91r_1hjS>TQ_?e z*JyN9YZJep{Z=y;J^l1|>>XM-Ip-HGi#EkJEl@~WSRQ6h-%%|kRK`JAsT}Trp{B1m z8~@B4C*o*tcV?{M9G|M9szu|~v@Fwg%Hq@Y#i>S#l*|)N|4rVDDm;Sb)t4Ht>sga? z@8-Qr@Vr;XTr{AAo};Ysk|w}5AuQD~Kt6UL*6Km30YCPba&ADUrwWIyVuOB=( zJUFyr-B*@8T(q559N9T-oK zRH$f@5^i-$XMv1{8k;*m&MU9I_U@DUoi_SN4c|ibuSrY9T8Hz2cIXM{bS19UEg-ks zWaEy;8JpYK0J;!1+kHGvL>*WdPxl`^pu<8Bu{Rq7>leZ75}u;_Ec#npR+ z(C5_KKWl_);=O-=_hk1Yk}QixCC;P$8+ZZ~&4Gs@Lxa#OWcPW_8hg9y$D>YLn!M|S zCyyQu_np+oA3J<>28B$$7fol5xvkK5uiEnRuJqBtPg-SY9}8RCn!MMXwT+FJKGu8r z)w{L!_^Y4&y%S;Pz@8dVKZ?!vkgBvSpS6_EBl54wRCP3b>JBJKEEupdxUun7dwWmz zj?Rtv`oU8v_(gLl^G@HBjI%Cxu*%;9=?!7bpBQV!xqw-F;*fcnl ziRWv=3oNr~(a56ZV2f+2$0m>x28i}T+O_T! z7zI7mQ@^(N_(|%_@4e$6_4#j<@?k!$W`xA3@gbbbX|~1J3zQ-#a+oKY91u61j~w@%VyIM*LbsFfY`VQs>$MN7{fS2b`CpSEN<;B$aaZ zJ!Y(ycN_CczR1_R;(zUY#__L961A($pCA9Ca*__89y|z9q8l#KXmvoZ&+X*Qq19E8 zGTyoaQV?Jchnm~Ez|pg|D5p#u_~Awd&`n9;*81-6wnFtn?YR=)z1$xyEG0 zH^B~$pEiflLbEU1nxVBeC0|-iEqjO4K0!%z&sm)u?8hh7a=&$Oe49&mBAc<$J%A!c zk={Dci;Mp#HQ#}@MN?Svg}61xb^pPVJgXY3ZX!n57W0 zAD397DHnC{y|WbHoVBTU%K*1t_3nl0G&wNd%QxE?IU~bOO58c#^a|&UIFRI=Imw&C z96fq?CX<6MvZ^!oX23%tCE|;hc8^bnZ-5%brv>tvusX|d_`93#NnypnSA&)UYCCS^ zKFA?j@-vq_vcSS(&hq)OY+t@N+ml0C6^0|ck>U$~34n)6RLpUJ7piL2H|clXim z!Gk3UEU8x=zHoSG9osFsQ(A9eq?R~3t`|m9T2}(cQQ9-*B9jv=HoJ?h6+VD>k9H z%B3lA4P6IqWGk(i>&>mUMw{C0Q~>-1hO0GPexwX)5nnK>E_E_Ewo9!MecMFKT^(<= z_~E?ci$u%=3DBDwHq}g^mA*AIP2-gtYol-f z^6Q`Ief5Ulhf@RF%6DFUdEvJSH4QmiEbk&tFDPrkfh05rYwn~=ByMbHA{jMp>Dgb# zlsBwqnZc&}%zf&v(Y0Dqmku^&jfS`;=(I*U8o5&_4oZP%1W~P9jo8`L!-eDe;N{1t zaszYW9NMmq!URhQjT@)9(btl$G>bP6kTiPeT8iRVZ^8|?2Q{l&D*m22If*<#}Uwg$rOj%z~=W3x-b zumfx5q@%pM^PxFzN{PF+Q?wZotjxzL`mmnN^wy1*-I(n9K-|1l*J{vbLd`Vr+$4=x zyZ2l8g_`{>y{?>{g@rp1qU_lH@i@pnrCCJ33L~d?Vyr#m3t9EUV+!^_x7menK49a zSaD12l_#5wB-?R;qY%x;6J54^G^k*k~IO#1ZHM?&u}E)AyRS5Gtxc zm)MGeKN>2x%U|+jYr9p`ZkNw=>J+jgZPQH^ zPL2h6f%L<;sWwGw0F2#FldRKzW1xR}BBLgg+j8F=4*xGvIgZSL4^etx1O9L}F}7Q+ zu=KPaN!rmOYV(4J?gVZQYeUgaw@*J-=LB1}L6#M1P_hhiQb%7Axx~xSb6aBszDjy% zT8+W@(EMP0UD~?HVj2wR*}7ecL@to7BCPGWc?9ekw4((tU4zVhV%pJW7PF)1|KcK=`Xklu#D=5 zZ{BOx^y<@-KCxNamy2ioTgx`jqw5Td!hgV7_OCEF+6%;B^8Z*fut6YL%+SoidA&{F}!X!0a zgZ4nYG^j4z)xOPH2KrXnjkk{ue=T8_8Scm!D$dMfzG-Zs|BMFW#^2)Qfd}n;Y!>1v6 zy?f*CgWZEsdfJ&a$%V>;Zrr-toBa2e?;k%%Zqz?EdM{7qOdmWhIaB}G_~_shXFvbe z-aGku|JZoBclYeiA3r$GpZmwg;1jQ&{rTQIhxv2=*y#0#XMg_S;T!pL|Jdl>dhP7b z5x?^1{xMqHod3wb$>vpJkTnPsaL1;$=;l@@qy|cE;st&Zd zJKVx8N8R{2Reegt%q)WUise!i3`0`VDQIYK zCGBJZgA;T|cajYnTuM<>bz#S!t1Ojgyf7cW+L9eT;}Zzmo_hX5m2^-%Jr{;v`)ivH zv{r`CT=@ zZ%0ld-6>sd)w)|`anWetMfuNJ@TrU?Yz-iy<1gc;)C&r29pIdV7U#G>tWA4X)zgpc zRU=h@Is|3j-aUD1(Lki%xwx)>%~2EN>dWnVsNHM~r8^pR-9UE4MP(75Ggpl>{k9`EZ~6qKa|A+ph2U$uOT4slY-q*E*BhCqN}u`<-nA=k+@G zj}ITg2yVQrgff3{vsUxJt2 z;RtVml{jp?=Du5VppdcFsrKdE8yaVDbaZ&6STdZf@!mb!%jve{B>2G9zboUaWu9(o ziAsa|gpCdS)0>X3r}kDQeWN@y03iNC&AL%U zWn)6mv~!%E%6XFu##?j>l(G69klcWGl>Q@MXQZy`^4jN4Hegz_r?Ia@}Ec0zl-Y9&3JGLQ{Q? zhrsA7EIb3sOv{E1w67HYH!~TCut02p5l6>F@be(t=fCQrBVaVr*>0UZ+(%1jM_=VS zIRN*DNHOb38*tfQ@jx4ucGR(Y{2OGD`te+)!q70ajW{>jrD z<^1OFJ>@taoFMfc9^qRoa;&fajBgh!x{f%fg7;?NoL~eyGSTjtT1TN0#g0iI$%Q5j zKAG^)odPO#KY8!&-h;V!EU-$%E+jb=_CxLYs<<99L2kf?!T^~rodc?1Bkwq8(0djg z7N^|q!~3$iHxzmJ4>U$_P8HeBJPzk*T#-^L{rV}`nq67txy)@%qZv=rA)$|EuiB{t zjX)`uFQ-9pRwYn9*CNaFlX3PlclI9jUwUcL(AuyAkM(e@J0r@p2mkaHKq`m{@uQQ$!uk~1DSUiU3Ut>DwE2W>MVU7_ zp71VpQ}Q-b8#!NQ-s;p-G?zZWAfd&gd1&@F0Z!t2C!?#@TPF#M%)TkQ=|Q;VTb4e+ z$m-MsG?qTVvL(P**2--3s7l0>qb2vH{0(IPHDUPCzj_HT?F%;cp$BEE|1j z>DT)*g+rA|j<$pt!`#a_w@B`-R&$0adNz7xbLrCa7k*8M44)S0ev{TyV(sd)!2~fLQoW&F; zlyXOzAu=^wt8vwFA=6~YiMfr9&3Et#%CGYy&T;nMyA6)o-w*-mWO0dGdCa!{ovXWp!T>%zf$U$tm3K21~adT0VciC|I! zs1)4Gx60l1ym+cH&c7LJ7rfcBy+_rl6W*2b!y-NdGnM@1f;oSz(IynVf-0c39ojn)We3)byAWq2dWNl`qJx$iPpkj;BY9wF}*FUT2| z$?ql!BH3gbds<*A{vXt5=qeXIf@|HUK#}8lHKiHFDL+YH*!Iq;- zHV4g}0+Qao_Vxh81wwEo3Iwnix1^ve$MXWid0~n^Gbiep?cTrtriZ z$4a`1?#4~i(g&It?*xhXEjNjtS^aZon-9L~kSO6ZD2T-Tr<ZT{D33T!Xpvo z;X%mcOQ=Yr*Q)4xdaI8gV9NG|PcWM}dC$*|uRs258}^mOiZ?*$0}kB-4C`{f-KTcb zXrv$GvISywl=rGKrwg92zqsC5VQ-7n2QRV_S5hj~8>jZS){4y6V4HWjeB2nV#-ug% z@{=b=uka~?Lob@=NZn}^FYa#0&IXz_V7eMZr5$?q=}x_KhMO$1SXSwRTrG`&!4ASa zF~z=uFNa#{X(Sn=P#^`17b6c|qVCN3rPE%UlPXw{%Z;+iW=GBu)}UsqV+Cw&QN97_ zoz3{|&YhIbo^yvs@_hreD1jKgL6cZZT87^OD;x|v(yA>?=c!4Yma0=_Cgw&YZRgZYbr#i@5Ev9vtG?mh z$jwZ68q2JfiM}vnw9X99j`G^!U0J;OBRn&SbPNvSOSe_r=DL94sV`BB zy%w5$Ay0jK_vn^9OUXr^y8!akil#Ym>8Y3wf71W5I!*qTi%x(hI2=yuxyDaDYqC7` zSWhKWp1W;UPi4iqt`L*QHsYP*N1EdG4xgM`Aw^IeJ79AVJVxkZg?L(YSxq7XnabB_ zP*?GW=8So^at!5$>@L{(o~QgmAybpvXon0J8t``AJq*9tx``sV*&Fib)fH4*dUlv& zk8jT{dwj`N{B($eqH*812FUKvHi^^+ZdV@~u~{9?%k5U@J*cBpK>ff`DExLVxHtojD!ef|CI!%s!L_2JV})>AF-ihz{yYFKgn z2Lq_Shs#CEfRJ(0EIgN}r}QR?&U5yP!3+Ja6*qtNyj+s1@z|n=m6hoUuY+M>kP?9; zQqT)Av$qA89w_{2RnEVcpEmX)o^+H#vXmA*>b48I-w_glb{$gnh&b?sZrX*z9jZ)& zscd<9)H7@2XDv~}=zN&{eN_iw#I+kugg_w$E{6w89(O4I7@+^Bl+VWxfYQObQX<{g z4OXA>tw~Mv0)sDNc00%K_8+~wg*c7;hW3!Py)I&74hz5 zBchz}*$53uDMTd?xj?NrrLjqR@0_{vJuV=vT|KQ0Yc&`#=%PpjtIba8pbs}e?@^kq z-)j zP8x^wxgY?~FgQgRDl$o_*zokTj{CI1GV2Q!O62v!52dCn>m;WMMeQ^r4AcX1(*DHD z3z=&4Yh{I!XX<=-Vdbqrd`QI%IsfFP4 zMh-LH;)59~nn27Ut!!ngvlD(oiCohhtB&FgRB{0lZ>L#D&%}zzb`XdoyrM}!r(rAR zs~zcjsV~AP4dv(^ccoufPV2%(yrTyA4)IhBVEgWPj-3XHyB_?GB^Hq*(QK_V8_JIj zm0T(tRQJ0@O%ISM_zo)+641ow>(VQN8RM-Mtq7x&%v8Dy%8H`;898%&A{-@pJQ}Ge zF8mI~JHlJp>T^#(Vu@B#-J$jpkD#9N88bBl$@#kH&5l1oaXH3gk5=9@##S>6Zs460 zQZqKb5$-I}C)8&YfM}IWRCAV^T`>0El#t;ZFqk*?(J5QOmGW_O4%vw{M57L&x72-w z4l}p%rVLhxs}$NuQgF0wXMVpTXF`n?&l@i%G=?@GkW^c8?G3d+(!>DjEIj4uXx2z7 z+hLT`o(X>K$6Rk)xB&vBLP!{HJ4@{ljo5wv+yk(D@>Tq^K~H@^cfj#43-7tEs1;$6 z$y5}r#j(WVZ5Hl1N>JKMTWqH6NSpwi?J<>boGUq2S@sH-SDxlK3R~w5u4OdxjJ_ zzoEq8@EovPR&C<4q^4;9xnw0G>=m~sSeJ%zbTB4SO!kU*nzC0G?O4{Jf)c8KX5Fl+ zsp&_H(0qZV4WVK!nzH=hSC3S#p08sbX}c-$R*OcG+mqVnbuk8Fqz$Yid%cwASnBn&faROuQOs%3%3Q7uL{2V0(?OniT~Q zmdO_IR`u~VdJAz?rMRLI_D7CJHNZ=|Q@uf^W}nF04w9<+!6I7CcXvW46~k!V=^=iC zW~(I3jH%J-zOnJKkM>_G-*WD^E1X0eMs?3-0gX{wli%VpPxPT&g;Za+!I?Y75d&#) zf+-o~h?1TJ{7F>OweCYf>Mj~T#^0356Tzra&F$+#lITzglxh)`m(eXOC;O@zkLAIE zR~sL*9UmROIeL?F8r^<0Dj*y&aVEQFs=OFci9BHbN^M^~Fk-`O+vg2W({)oRsjAo}=yBArWs%xM8 z*e71S6WOx8qbX>4`c-!t$|EcgrKdR{e1iC9?(4`l(pE)onmWbHJ58HB_rfplJ~%qO zXhiaW(l){DbPh4O;S4K{KnCWU){rdfXF49$EY2FO#yr{GJ9twP^1|zKT!s_rtDgE+ zvl*fy&z2yZoP5()7U19;DDU2k-&#KFg{JL=(X}=f&pFwD3``iMLg&8j2QzL%vDct0 zXe4#T(IPVI-Jv$XUveosh=x^Dsfj+)jLD6SyH6j}h#e~dO&4b+pOgZ?MJwxrrRYms zzJpE)$m-dq9WJwSC+x-!4U1Nv@a3R7td`rYUihsiM|)42t4=rVWwHf4{tgF@@2BcY z0ek8ZYn_ziVT)GY$pwbz#@CEez8h8ha55?`Pcq4j1z{Sy|pxe%+9Ykont>II(UuOoMwY+%rLWo*8 zEFmJfXwn{=^&I1Iy_6^NWW2w#UIApz=d)cgnZ&Wlnej$KZg(H;or$$hy`gwZX(nwX zD6#k23{2ftG35eR5{w+d&7U4>${K$~&B*96^73!&pSZvFzIL`GeQK=DCTg?#TOIzQ zBT`c>tM(MTMD;-gDb>bQuXWy@ZF%?wSB=$vd-s|Ay8ZdO+j(92(p8$B=AX(k-u~)ZbhC-6T^jlVzs<+CO%tfSDsC#~%u7{AJ_t!jj+c^f0FQ}t-m>!U>(byJn7wP!K5F^i-8ssz?D zZP5}?(|CT)&P-PGH8tK$Pp_$=yoEwwK?vre&jW>*f^sblN!NjdhOpzAQ)Kkj$1S~H zBCa==MHHsdlE*>^RUn=7pTctj0O4U1*+{TTq`#ts&f1!WPCilc zT2{5rT(3NRe1GpKG^cZCVmfFGumu3XqSi26e$pm9U_#i=LIGWSh@etAZOg2d*BGU^ zul$(x;?($(&-c&jmv}VETN;+4i$vM#pXH_n-SWoiw}kLqWSTdw{8;%UlYzLs_YcXN zpWmK&baW!UempgK5lbysr9DHCgrZy#;;l_0(M1+L-t1_qA;@>_JzOyAd*xk9nP;;` zn}%ej4}@1D6AcW~goc1bBRy`wt;6b2n2fr>a+$OXD`Hoiw9z82e9Re7ebM@oDo|A@ zcENhe9SBJ!HJ~uBLHGz>D8!oV&&5Ww(8gQG4~&Fmi)%YKTnU`1YN$61!x@!1=bDwJ zqlju%7a$ooTBp@=jTuJs3k8TjxYL*)u4#2izX5%fI0k4RD8}Ch@B`!&bEyxfGvYj#OoQ8t0W7I#|E2^}aEV=~ zEfI-T8LrZT29qC|BYHOZQjzWxn1Zn5rqFVW-_RMbOTbaH<}H_?F@A*dHqjij=&FoNUS~H*b9CrCYDO{)sQ$`0&HM zw?BMx^6vc`AA0?jTT_3qTm8Z7ce^*XZhYu=?@KrGueGy(WhH;wd-dfT^|OB+|7`wr z{If6Jey#d}{OkA!@~`6`=!oj3@;0L_(%pS}P6s)AjS`k-b=G4$!VKn6gsDyP&9t`I z;*3Suee5Sq8G6=UyH3_d_GKuhlMYEfBt9#azO<(bR>ea*>PmbU^26jBUaa8DSmW4``rk95SoIF0>-+em^ppl!&v%j@U30}X1h9|= zz_;JRK;(tGMuC?Jy&RA7{~o9E;fZj~8?3IN38to#`K?#)KYe5FCMZLxtrVe0*}V_H zEQ%r65-48kW)QqY4%^l0Ja4ZWsoa9Vhr4g>&Lk72UP)&+0_skC$DuhyQVSAG(*{0? zc&A^?tj_0@wV6?RyT^OC$XYLok;@Ay%5hZpFo+|!WbVMxUGNe*IQY5HW*o?J}jj#M=leIU2cJJ;vS$C&% zR#V@KuR}Qvt&~18Uj)|ZP;nc%Vo2|`Et0M3wJg5{Ha9jtJQ)(o5Z3M9o!4HP7dM$6 zlCX4Z0P=(KxjkB#tTeWE!u<yQm12&#_m7~#K zO3$LR0p|@)jWx~_INi>QgQmubd#S4#>?rp<$n|Fa&05=!ID5-G!85a^@#icI)=Bv1Bkmxg13|M2#yv? z`Pmnkvo|$S*1+hTO4qMtpTm{9srLx(dK65R@;V>-?keDJq*mS7-Ko!U-emRB&qf;c z7h5(SE)4hBO|9C^%Y_Eg4p&~=D<_qy)I4MSatlqC30pwAx_qkt4BnZ#9fA+VbFd?~ zoUj}aJ?t8ZPgv#&w-hDr2*wM_B~ce`#Tj5odD+K$1XF=p|vb zg{8+4>J8GySs}C^@7aAyG-Q=dcQ`jqPKuLxuj@> zY*cs!Na-_7#h5ysTr-TiTG$J1md6)HE=$&4KBbiCo2MRqCu;V93Z*1~b(*}&%divC z+bjY|({{gBBB3I5l#Y_r_B3q?*rYO1kT`Z9`?4LnF$l1RsW2z*fP)X})g0D=tWJv4 z@afSLjSs`A4D16UnQu}`(-WdNiBt1arbVgucz&YrLe#lShzCL5FLz2dJ}R10DSkOg zTybyZEnZ|eUO*;koDVJo&Hkn@gWf;d(FjgEg2L@6P1^Qw9^{gqls}2nM7~4BP+1D@ zqz2T!nDCd7B6?`sH77+uXR!*+-q$?6v-_!!K72IFGCX6BIwFT0@!SkfT1`q`Ba=ab zk4+gN42WihMJ_YC%KQK!waeplZk2oq05n~E#nw#(J`yJGDldKt+BK{O11$Z7}2JR#@ImZw*N zHP$a#_y+#aOC&*&9I6h_J~~No=NN3#LQu9L8IJ|>>4}+{L6N&hFLCQ&e16R=^YI(y zYgo$)K#*~zz|0hX8+RMz1`@=c6}*FB=iX?E@$pwF!PBCbTJ@`ph)UI-GMJC@X#YN6 z^_efDLLHnDWgmH>pm-2XD2t#CX#(DvU*}(DiT!7-vXwXQzszF1vv)93-L#dPvfkz#mh0aVlRq3BX`W)Qz7Ep@7yoH1E!URam8|G9oP%=8 z?pF@o*0Pl67i6X35DQ5g3lz#)2arnQ&wZkKs}|SHVxPQNai7j;jZ@QA0}n&QbFQY` zg2FN&n+F97!OxP$M_`{Db>3<OXsjd z&;7N9b66h|2jbV|-5f`4etb95mRq!QT$bddy7OaC=5TCvG>4ZqXfQl|aPss>J;UN( ztDY5ShGypT&fx<>6vulX-+wqI2RgMLlxI-mB9}>h)WwH^9F>sp=@p|6Iz$8}rRJ0E zGh?&7$rLg8(r@^wpZck(ce#u$51A+R=`0GMlGH?pWF3b~zZQxXEu=Cx`-)#fsc?F4}MXFjo4>-FnlC&vmiw^2QhVGM7$~ zl5u_rXCQF8*j4^>_QWN;ZnBYD0%CH^U%H+@Pd=kbKXp4%r=oW4!8^TxqYZ)_P7e$` zl)x|?P&wwGe%fNSXFqcH&b`~O-nn4ouJ*Mic4k)FYcngO0uSFStD(4(Vq7|qE+ae% zOF;^Y1B}&NQt3+xr?={TYoL+6k?77vZh;EbGhn{^AP@ummYR@SvrK!|e@8MoJ z#;dQk+4E_#+D?uathT8)MP=Bc9}`Zs@S32D1O&DyADT#UL(3p3x4Cn6vF#VM+D?wo zt+uJB=adqs4%rK_iX33RH1$unp0uN4yW?5JnWztm>1Y*uud2+FCRB;#lx_YYL zO06Sqy$J#WZw}hnX~fY8#Uu}<%9}1C)WMHoh09XAv{f_tF>$gAyWHWvM6*rR7z1S-6+SNk z(2CRUD7;PioL0qjbHUG)xhZ4|G()J7RIvgL7z~u$MK5ga>BoR*AunF9mdawARoqnl zEylk=msAkcBxg8vxq6e;PqAG`YkI2nUrWB=erF+cmVrGRD{r=J?NCVj1LDgt#W zJ(oxvl>t)5Z(^^(@VnLRSdBVj^~T=D#xMB9Ejj&9eE2JArM~%81ISW~++yz*AA`mmXQx>`3qWa+%~kNEuKFoieJto~fxc>_M`*ZZ8E;|Fg&dv*fY zN(b32>dl~AIp`w=yM_JfHqpJeG*YX)h9x#vnH^oIfLpj~eMo$69hD6MyOQ0H+A0o? z>*N%JL-iNH#my5$P6}@aNyuZtCMA^U-Mhn{%j~R(XKy>|5m=)7lFBLWqI;cFwTb_v zY*i?@RpHsDXQ9zm<_ER6*2XTu9JM^fM7-{%yIgPwt42)2@iIRN-iaQjC_iU9E->dD zQ=8)l^xm&455R0|jkUWyzN$_bz@oxI^ zqTcr!>h#jQsn{rQV37V9_Aq|nU;Ja}lEW5RMz^Y{+4-s6g3OfLML?*xj2_?0lFmGH zHY)cj3+UHOBPjo)Hy*p3t_`Fz`s@EeCPbv&Pp}O-&lQ8jFOO3^rLOY80XV&NJ zm6=!|s3jhjDR8V=CEz6oj<85iF);<|@&M;@h>Tr!O6HGthigg+ofI-%9&0QLT*|(3 zQgzASX}OgG$w~N;HSo+glaofc4BG*R)t;uSgdYm`lETAUL2YbRZmO9&Z_ov~?>KE?(vyDl^`)nY6xca3W;YX)qVr?2MeM)& z`crQdd&}omK7?>AuMXl1|8!#8_a=BKjiRqZ9RNCt4e}srKnaE@_I9r*r52ckjp65X zN<+J^3BPsJS~|B&-b|icVwNZD9| z(j6s;y9rw+wxJn|o~_escSqGmD+x|Fi2WI|WsMJ#I#mI+OjgQwCZBnBp)G$qY#g`- zf2NlUxa)*cn+W}}6~ZtB;7z^VBBSQ%!u9L_Gffz}cYp7#-M1&p_%mgq%MqdYSgDOv zDL93z9ldnD`p~1WZ-~><$DQ=T8-45rW=FG~t9bSoZOz`I=`_J&u!U}wdD({v!i}U z2IeM++F{s^BofC0P$XKzz={C-)GMNBsQ$of1uU5Fp7K7Z0hbUn8YP_*Hpu#`&W*Eg zzx1tOPdI^$VPo4WdcXtGweV_N$|&76JpZXg*StYr?81cvW&hZNhYMi)vU;$DwSnMg zE5D3mF3;Lk#6m@?PODWv+nKcCl&vzK7lN)Uu7w!~;q|AOWyb|{E!X1tLb>wPQr@kG zU1s|wiJFc_I)JDo?X?=tJ-Nw=zIEj#EV5kQ;mW0w^_X4wlmA-PQoMCVhLy+vswW zey*@%p%<)p{vBp*R^LHs#wIQCCBIf(RAVbsN6FxwC;hz#k6t}^bSC;be*UBugGn+U{A?`>E$tR^B5C z=J>=*aO66CQSyOOz*7u!G_r}FuK69?DbEKA-l;E|Ryl9Af3l{et<}Uh6vCgS8zfeD zzUvJr3FzaUs)nI|8=^$K6UTi7DyTYhm4+Ig4}r;5l(^an=6Tw!Jk`wF&bpW?ww!wT zZdyd9nll|CL#%;Vm&R?;V(IEtfulLMQO3rq85l=%H$GIm@#OeR7tO{OoTdRS#-mZB z*DPg$l%go(sl!s2gVz*@`cz1qv~6T`0@PXU0B>7Y|F7+iyUlC>IKby5y;DIVz;s1v zhm0o1!AzST;3YQOwkQW&vcv0@UnU3aAP`CAG()N)dl)*U-loa*IHck9;*Gj~I=OUG zg3Ou-Htc_yn4p8F3e3UtP<_-scN3;6VqVITunF~@gi>tRbwKY78xaJC1jLR z+Mn8tIxnTvouGZnodkIkmwOLxgBBn*xP}P$`1|rR1r-839lHJ(hbDZLC8$?nQT_rz8w1#el94D?H zft{4~aTZP^y$HAWFu>ZN(LPqtVd`^RYN=3oO4?z7iweRw4T|qsBcBfyBQGFkc326d z5;L7jbb#?pd%Z2$wjE+0IXf8u|6RlPmLJdb)=+_mq|i-!vgYY`LwAZNFdQh%GxT<; z@q(c6Y_MXj0MADI$Ww}yHq|T%GTgf%D4cF07FxZDpanD7I;kzkp4XO`413cDD`je$ zcZ2(QPdlX>a*OPc>v~h~8@X*doC@Hxkkp9j#h8Z)-e9ey65bn;O&G}Ekz7v)9=}#S zl;*aKll8{2u2{A4KgR#DdE@bM{w%+b{&n-l)AA?zee|!JHyrGKCclsVb<-})pXB$^ zzi!@mqx?yJ&%e%%K66l{x$4K!$IH1pdmYtl>7c5tIa-yY7}@@^=187o7I@?HU`S)&Q=40O%|z@JH^SB^|&?ZrIn z$99j7mprRNO}iYaf*gV?0JcjQm*=aivG#wV|4d@j>RBsmFXmZO60+o3orhZhL#L^> zQ*m|EvBHV2j1)@(U^ASEj#bZES$i?hI^ysydDF zLgZ>m`w@*|AwcdCWyUn%RA%pVs?>1xv}g97@AJO>0L*%LL9?GJ_bg9Vk64L1Y0ut{ z>Jx1(&z>8)i2*Qi&z71kPcMjB_G`V<_idtYt3ExFd{dRK70kN?yWxRs{&6ybD_~RWVzd1XW=A+sn*8-=_yasJk3B z@}(e&cQN{=F6uv5{_S&4{xwMe6Wc7XSZSA-q9l}-feQs~q^pD#v@|~U78?BMYcIbv zx@olt{ZxPN{?j*S)qSVN(!{9N0N^J>;_`}r#J%R8q0EDFD7b9$$BK(FXKeK3hi$8*emoPEWuR&BsF--(CoxFidfB&aV{BfHTUG<0#Q^2EvCV2{y!B-No~osLCx=h&9gET5+B@Dq{_?lqnwF0pt(EcbmrsW%94cdEF=~=z zk|X@_0rQ`719+%FQF!W6#n2CSIKeRIWzz)nHxkQ5^ z=)UpQP@zgYX{-$u$7CWCb*?s{$V`MQ-9&95>CaD1zKOaEksQr#TBOdDkyJ48Vw+~6 zY_7>LT{X~2#M@%?v;V>9YM}xnW=1oXY&*{wt|ng&p}^Vn?y7tyamQktqffB0Au3+* z3vp8k7xjh6dPGqN11|EG^(fOq8x)EnU-|@*()9@XTEH;5lBthqC@c;lMeD%vABqW$ zB*;iO77^HIt$HrI(9)!skut(}Rs;xW5nID|`vVkU?T(Xe4X)rG zQSeR9guo5=RZ`Y*Zvl|{m6q+IJ~Z6v-fnhY9sQZsOz*k!n9M63cxv(T_`oeLPE<^3 zjngs0LMLjXSYgsKX)>=fHb?vQBHt3chG3|24=QD`Y~pjv5US9_=7QRpoHXN_d+wJG zcOQNX0r7lMe-U4WOahM?F$KO>KhlAiZbXhDG|IkuwF$aEdF*MEl2oIn*c*@(hzRuL z+|-Rk>Rx>#OY+<<$lN*E^pFJ4EBH;?$A^P?VdoNACY^-SIf0EQ4>4=BOx{SPuKeqz zjnD7?@~P#y>Sxainf>lXTKu&KkM2G=+Fz_xCmFAXLkip#YVFndQjih8ltK@U@OnJP zD!DLu`Z=qHogFn(e49}0^jCYYyibv-ONR+Jvt8k`uoB`c>XQb{t{wTbnzIwzQlxsX4Xvi&SveCo@GVBTew8^<)M?GbVFIMJrg3N9F z?k6Bt?geU(JtgH}FdJCk5P)|2YZZB-TnuH>W(-?$FLv|W@A;yGAO4M> zcX=cKYxwVb_g?M(%Db<3#g58u0oHFUK1@ZRD5{KdVK z==I;bXGP8(3fF&Lj1yeiQp$~2Qcgu;W9|;9JuJ0Pcqg)pr4{N#7DnnsRFYLqYf@wU`CHVp?HhSvAz$dNn{RmAv84o{0dy=ZhM zL9&S=u4IBEoWR0FjN$6P_v=~hOV>Db1>fd175m-f;-S&m9(81dAl$71+3jTKEM(t0 z2~&(TApj=6~qI;~Syj^vlABW7Td1;eePikcyt6%!}ScOaL z%%ZSTVue*-AjBx#=Q_{IeIAvE)5xl8C4{0T83^($9d-XaWGeFnPm zPC-snSQ&yGw)if~T5IC0gZnV(R?j-Z@ zPtZ~EP*`1K$6jvyNmhLj$(ox{FS5ZoUfMMHWMpFr)RRXq8ghlD+Qc{%x5qz&s&%b8 z)ETPAlmlolj67+|7C&GO@WYkt_zV%0Q%&kKG?F}%n8&0~YAVUPHP-93W|LKAJj7iH z8FWQWr67rJ4DSdg*{XG9kdu6(fg6Rq?VGKBPM0L6$wMTcMXivijm%}mdAj+!`*UKOH7^^F(L#{Cc*M~pEs)z-|#+OgrXy*er z)zo8c<2v=xtNKX|a*Un!{*ugt@Msv;S0@Qf4YF!3QyqpK!=she{qv`kDFZ@q$`uWm zFxv{Oq3M6G0tbP|<{`WtJ)jBGjzE%C`e@Z;&S%rgA&8g6F`j!m#I(NaR zem|=uerg_0N3xu+Ua~||^iH-UtX0yLI*m1U!PVdP8(G!8cvIQ-K*a!mz+qrz>w%p- zh}}glFSp?uYv9t4e?O}VLdcBpoFYEb5Lk97TxD<39+9Axxn&jexJy*4MP4(GC1$M< z$APYhC**U%{#%Dgd`;CQ12+f1rUbVKeY*EA7F`%}tS2m7H@|3#J@G zb~m>H{zn8B^@?ZNoA?9&;E%7^No}1Sd;P=znAHaQo0qo^M1S;JVP3*uO+q(8!p)v= z)C{a~b6@%5-^8j5S=oCIR916&@iJiMT0e1t2&XmjwbnRaul>RQiB(E?O zVy_e>R_ez-s`|zhfOWNi9It^(f9`LeMlB16)=zTotgN^KWE;pB3xEl1kN}RKwa!WS zEgxW2L!2lwi3XX5!lKqlqTq<8^&lESk`JeA+y&SF_20@W0!30tR)XbCaTkXo1QZ|` zr~vM|9joii>o@&^SWRO%)QDluEc*#t$kl*2(G@BXIUUB&TH_?V_IIr;FoR@m2MUxr zT{$i%ZSuBg;F^W=dD9^lEreWMx|mQ$b7g=M!iV4$0|C^eIgRUFobv0+zyH0gN+Q6b zBG%w^ArX@^OZs|KC_i+hn_E`-_!K7*J$Ni8Do7ExS$`@zI;g<3WYZz5{JQ!(eiy4Y ze431OIBVure$JV~iN;Lv_-(wP?1D9B;QH6cD%G_#Hq=PO>4L_NRU%|p@#xAyv~8x; zew{Px`p^1WR%NcD2SrzvpA{XmcB*+*?phVrg#1h9b&VV5zxqY2%JY)hjeJr<9@vrz z!v||X+LgQ5d%3sPnAd9?pE;#bMf}JY*io5dUU_6#I!+IO?`({>Q zQ}ON!`lW?qo>hT?#;uy6b5sYxjn@lL{K z@rc&&iogE`tI%4lIDw@}tt)^8?eV8%X}~x3nkdM#68w%BDte{J(|Rp{i1k9zo3?(V zql}`8j4uE1tE{GDrVX&A^|v1fW(dNeay%6bKfOOwJ-e0%|Fdtg%F9!uptDGLa_Q~Z z?)Xn?u&Fo-a#)by)nmgezxcmq6~P2oM@GVj+D-#V@||uN1ZxHS;``~**pWwjZKQ3Y5=mb zR*wy@UwtK3VVgi0tjmBv;Dk1j*b;W;B&1iB9jlXG!iSET38bfF4IbPkY@ml1Khlct zS24_$Z~MKh4tWDvucebc8X@S`1N#?DJ+#i9(wBH0tMC37t2RYmX9m9P4OSHvaHIKI zrSc?UuLICspt=dIKrwjyfpylvFa2UxHTP;I{X2->LEP+)BL$qm(Hv+Lpa3ObOY#KP zjdHPBaF^844f&^PyAV!gZi_t0=!QA{XRN{)D7J;pXblw60J(*mQrE6D?O}M|tgdl$ zU;EDA!s;r;BWta!qxvbg6cQkS1GME?@#Dy-+G^?Z5ZWuKFEg;tdi@$!?bMvA?pZgC zs`->E;U8o|p(iTi;tz<*mAVQ{Nh?Z=^gPB6SOUSR2T|(e#H?b&D}Uw=tKiQqjuo^g z_<-|U94k0bkSe(6ZN z$1h=3xEqIfi(lX*l(SC4yggoJ-;_HfB@DGDL1x|Fy zamkb96S8WkGxmtCfBp}$>S5Kv>qy3nau?V>N_~Jk9B4^)iKy&?HCEQOFLxVK6Ld>A zZq~K*$=)gsh6?*3hXWk0S#*5uHTW8%fB4e~l)X$ra9;S~AGxE?6Vt{K4N5tKdM%4M{y# zm9&Zr0DP^c9VU#|88Ii}8te7icmEw$SIOh9<-h*Qf2bIoDvJt1ZJ>#z!vvfNRv`9_ z&SGtsuauByT?c)<{avi0s`3ed?$HXp%aH)xa#l8d6+HK7_BG)Gy@${q00Y zqqty=GwbRPeUeqGqKN181tb1zm2zDZ!ziMlL!y4Qs2HqqYG1kfvrp0F^~7}k(Z{q4 zB4OOd!}gnYZWu#u{dKXo@A>jrg;wOsQe*Bn8w^m-zNS1;uu-Rw+i;y3xbz2Eg=UFS zu^0#|dAvL;%6Lryf-B9mq&(?#olMl%{RFF4yP_ePz5rDbYz4%)aOgGhn8ERbc*Se1 zflJ@|JB!r>1`dB>;BIkVMpKe&pw*D_WhsKv$9;_%xbo@0a!R{izRcwUh<3g@6?4AI znniM0@(QydGqBE%{rmS>)pHE}*E!&j?#p#idjRthOgJu*S-|{D&d?ieg<> zm=~o#5pU8-o0O-Ct)a=+%sZ=VU~iZI$T>44g+fdp^&oUpqWFZ9cT?mckBZw9X1`T4B&i0iZ$U_8%>>>} z4!jE{YhWFJ;LpCvDjB3AP>EUVB!t%y>ERJ=k>aeYPLmp6)9Uwsm{li!qBxPZ7>2{{ zhH-<*CCPu|S#71}e61Py@?%zq@CMa;A_8YMq$pC0NMpc4nPyjQ%H!8Up8o2uI7PXk zO{Hu~I zg>w>Kx-@9nl{0INDDK){xX-GTX^Ygb(m3n2Wdq290=FeUHTlGs*eUqy8p!_t_~&D_ zOQB`RwM8+=fV#wyje&-2|ei8qqV+EW|i7 zutsj<8$Wca&eAywBgdu`8R;Hoy+R$3S9xIi%5gbaUBe%^^6&h|tfIk3O{)XB^0iW3 zT9-CKQdi~~9KB>A*6;_eZ!}oNX;N?+6zld%lcu#! zm*&r9RXPiBDZ8x=k{i{clKK`Zc6%}>3TV?1X)UXN`1@iN2?5NIDqeAcDRl>0xl+wa zD0))Mi8$9;1O30os>))O|y4A~H@qLPJsU%v_BFPyk-nx=JQpHSqy(ecyv};P^1uHaR$CGpA{XV~zE&=;c2hcP z0Cea}U}Lkai9lcb``^YY+K~UZiA;y69hGQEVz6QXoFhVs(bl^7!1w+XADR zO^#5Q!V?jv?H`($&Vp%M*Rx!-^ zT5@#&U6@ev1%N7KVPz%Skd7LVu5-S=d$m|qCIYNPm*Hg~o02==8Y5^*MIua=HjryX z8&`hvyH1sm`{qc+8c4BPQv!nohVroqe;lY2Dtel0#RcE?^{n-L>s7 zvUbtjCE%pIJnMCh8|Jt4S(RH?d)B_!m5vS5=YppY@d2>Zo+O_u9 zc9&J>9)c{YU!vohqZ<@u`ErWsQ^UwY=h95o=@XK>E-;};rYs^V1p%LZTr9W1wB^^8 z(;sJ*=9qS(n5yxJgs+J`xkW-+&C+$cDhTvCalwy%W3f7{M@K>aG|OAoOp`4Ur?t9i z7Zly_wQ?Ju;kzXKmBm5sk5yipla^B;|6hWpq4>ZItn;jYf&Z$3gVHU50Hskkcj{1g zAY1ar1Sxd9H3eA%tDo9ezCm2TV}&&1$I>}AuWm5fh(k0u^fWTaJ*O?J>tuJXcUW!X zW7?u1Y*v#)Rp}z_-O~$`BijLYvAPa7=MQ~ntn!MBqH2`xqJmy}C)29hX+gIt zGwb*-vPzZ%sO6(WTST1Btl(uSMv0rjT+Y`uPM53yOk{+WOh`zwxRZNJ;ini$PF|~7 zwJySD_YA9R;M&)I@@K6m`m&DI>+fEPRrw3Zkj#m@K&D7;BLQgmjP7JRFQ>~IYv4-l zTUo`fipHrj4f9H5*7?eR#ec@BB$=X-HmmELgun6Eu^M_eK_IZOm4(GFsgc6?VP9MjDYbkoBt5BVR@aEPu0Q>0r^H@&0Bn34>0JJR zJ2s*r!ueKj0EtlU8msHfz}NmER=0zPG6QNe0}KLO1WE&{Lo@|L+hTPMPxI10=MlAm z_cUH^@~aXTXe20lQ^ut4YYkZJe2(w3&YAUVel@EYsM2HNq3|-e5{WqD#1gQBeLAnO`a`y}C}hTSSko4Jmm6zv2OhJKzr}p_E_B z6M8egVK#33FU6_^p?$iU%HX7nfRP=cqSJw9Gg3)T!Zp^wweS05tnyx!ccIM;6V7Yk z2g=4Hq8)%+qV_k0wzV+LZ+L^%()dn&K|2{fH{dACJLD`=rBstOTo)nv!P~4#D7y5# zcd9``ER~Z&3J=AqpC0tZ&sygk_=q!0z~cDh!AnD!0n3Zjj`Cl9ktsc69H+)}oqOx* zZ~is0+D9stJ0?7rH6YI|tN=Y&1g5|y$vLpjsr@(k+S;*!*!aR}SOdjP#L0`nC)QKB zUSzCUU5E4ZU4NKW@R&jZ8$VUYS+s3xC}>3uWfCee;W4bPF|U_?>hoEptJ;%zLFP~7 zQnKefSt$A@=nXEnv+jERQ^QyVKc)gb&U>omoUd_W^+4z#S-QK|L?5qz!&k71ft~zT z4k$jM{V- z{7HIJ03xf0G)*qAG=EZ}lX{<8C!9A|La?`WPVLiOR;41jze>$TQ+PyTPhUtMcp*&k z>LZM3ozvxyK_4TPkTZq1>TB&FddNb`ZNN=Ph--6RZkTnvj355mRTZ_?uzLOL{&K7$ zVZj`Sz38YkfFrsHG@)deZ=e|Zidk7}Af?y8B+uHiFY(g+i)dq*UDmXB-C3AhN|%Lk z>#eNI-}rB`s?ZiHq-H90Mp1z>(_k1C5r_ptvJqKX>tv$t|7=!eVTj=KwWB^)=f7$x z*F>@nRRzJOU-;VV+_4|}6Q?yv9V{2;A8~POprGZhu^|_pJRhBx;=!-;wLbqNu}YE& zK7jedcOeOcztq!|7nr1$Uw{0OKQ@96U^#5JNCE#_pI7H!=%YVR^KKuXP3eF zdq})05vb~<5`Haz;0Io3Rd$HD9-J^a&Q0J5k4SP7O|`Duh;SiR*VzTX{3ci6upI2kEgi~R=oEQShWQ(>6i&?U?<2{_+RR$DYw-{Tt!20jg@un zC*g!CAf)Uqb_?f8^+PHHQ6**J99|k*7o2bntoYgur*@Ccl<4YYTO#=Yj|gjo4z)a$ z=N5^qIj{fWSF)-at&iv?+3Q(HUNKLT4j4}|Wed^OTE};}{PVv!RvS)kP#P{ZtI6<1 z=R=ZTs}j8?c1Em()tP_SzU2#8t%p-8E+9+ld=R;zBu|k;2C!o48K){Dc33)nqYKX{DsnZJ5Z&zrwRLLmk?@F7G_+ z8Wn86@OQ^5HJ#i5k+)Hf$Zf5NJwN`1_wprz1#E%Ta! za77Lxq#9wC5*@EI1HX5hRj_u8hmD$Oy&@?Kip&6hk;dNsyR|NV;QFt)!z!)Nf}#y& z38J`XE>a<^G*l4NK>W$Pu7MF<``}+XrLv0TidpEN;#l=n+ za8t0iWco>s%1=P162+}^Y9BhaG3z51g5v=s&>@hYwJmoXpxhCT?~+pWb#Uz~zm@kk zkeC@tmpiKM0$8?rMKM)lAk{OJHyo~++qnMo?1DkBMn4&#ouxxRtHVBFSum64Q(msD{5IkQ!E-t#|$&D&K>)2@3Wc?J!wgUMQ&adM&Wo+ zJU7=Q=Id_p+}vyUgjc#U($r$xZD)0}!5u7F2vUyD0R%|?QGl1khHKoh*T3u$s~ock z3*hL)YGQ7%S?Y|^8dbh+t9-51vEs{rO!2vT+kI;+! zf@u&IHdSA5)w5&QxDBs;?yo-G60hq_fl6HqOK}_EkX~m1J}y#()sa(JU1w!|#Z^{$ z|82LGa)$T=d~LY4MGJVWhaN5;mw8>?AGm&XKUUS~IIdg?z82~btJ!60^EO4e{mzJ+ zv-;P%y!9bg6~busrXtgN0_{fG0`-fpUB{|b2vwMW>&(Cx{{X9UBD~a;*YPyfMcZ3Y z4JF5JZbhH&Ml-O+-n#rVfBUI|m6ntVsHvYS@txcSDTTKHtlPRiE~V~xotyiM%>d_3 zoia0}v$3KQQ5*&wvJ+jq9sK&jgI{A8T>8JiiPeyi9H@{iH#hD~;w=ee3r$j-1Vuk* z);b>1rT?5&Ixgx39R31tG)j?CJq|Y?PNzRbwk6(LV_q-)pC4vbV13{*7OCsE+GMO!Pl}tu^kg z>%Z#vu}UnV!4CoovWoc);dU2L^XDk22PkUcYvs3o&-b$0RCp~WreopEisY4$fE&LR z0xYHjFvE*Qh!DU2mVtz9=B|%1Xcrnv=X??wW?U zHcHv*1Y>peU2yrE|2nHt{6O&mw%G~|6nL33x1lJJ2B=F^u+Y@h_!~0eR?!^q5e!DYukLt2IuS%YWyDRjLnB zC!`bPbdiO%UIEg4qpt0%9K2g_!Znbmzy2#&g)5{XUpZuXZ)#4nDKgDF+SNe2*No(^ z{mh?W73`o!RuVqzbs)v9<0WZTfP=ao^`WJndz~5hia*M#I;C1vGKi3ySLyz?JW zVh{@llvd?JfMJ>ehdB14b`9KF{H;8z8jgXQBSec(P1=^V9Ft?1YO|mW<0-E++6CWX z7oh3yP>Lum|I9$V45=+bkBzo&5GupAR||5O2H&MpKAw22(K*bb)86l|A$Vw*v(W~u;r|V;i?3Hng~F(VoTQ~ zsS{S$xDBsg`JPzSKgCB^zr|_;sSt+8cS%~^D$>BFL`JK7@Rz>xZ?Fn$QPOVN0|`VM z;en>94FZLtaxibH3R|a2{QeKJ+QE~MFVIZL`O1d%iew8NP_%+Q;F>i9Yn)kE{;kXa z3Q2mWx72S~uZfe>^9J9G>=G_}vz{5)a=BX+L{J)Lo|2z{KQd)bAV?aoO7+WlZ(VEt zepcN%7#%);x=JF2C)zNtHYMQ2w3m2m9o*&DzNaBi^dzO@dDzZZ6C0cm$jiG{9SY1y zbJo*!Zo@Z!oK^5rzPwzXGmCgxTrBEag2SQOcHKiV1M95UulUEYnnxwM5D`Ju!m1X+ zBT6AFtpP1m(m8dlxZq2FlvM@Ak)!gg_7>h_s+rwesa)zRki-OMb)D?a4}C4GD>XV= zCyxE}^;p%P5#TB~4n81lVo{k_PJw%C(3hw6tZQU>uYAoVT~jq$%#^xkEks|)Y7lL- z>@^u#3FOV(TkG7hZ~yW1VkME{(pC~;Uej(^;i0rQHQ+5y*kGhDzQ##-?T3DZRV_iI zE1}TX`PV|rf$`J)Q_CSJ(vPH;HL%8+b?t}$OIE?Ut}@3GcHJkr!VwcH}^d&OD>)} zsFSsnHYYkc)UM(UzO!Dk^4wD2tgf+MFMq+Cu}UZf=&n-D9gAko*OoYfMIlB3#2fTYlTOYD+{qE z&;}<|AfaxO)ipfLYoGb6r}59IDW=tRl)UTW4gsflOF1%63vai+Ze;Y`e~?v5fGH{| z<@|V>5yA*hDLPF<&E+H{J?k3Y+vPuX5UZL=AF=pq2dbaYFes;nZ^)es3cNEsDv78x*|nN zVyHHz5OLq1?}_{OS$c0?q3N=p@9+Cv!)JZgXBjN&)KIjFR!4VWRU2~} zRarGqa2F>aO+=?!kt(%`-Tt-Wxqb-tMywloI{l~Q15wGFVb^iDCa2NV%!d~JK)3(E zwWZ!x6Z>)FMJ87i^*B!w!zICgikY;Lntv_eguP#Vj8!UO5C^_G96gwJIIDq6L*OPK zMp(3V0{uG=SdFfkj)^05v$E)UYHrC{M6zw@6P7Xf$DYNiW~OD%m?`OTPN4DbfVqu{ z=n5^?L2k(Y-tpIs_dk`@ZHvl-Id0``EgXZBPMDElz&KQl)%$t|GzWjuOpd*OO}+>_ zBf0iA7ly~aHM9P&sm4@t!doA~sx*`SQHFJ#fDq=Ys%G?{bp0_2FdlrZO7^xsl+`dg zyaE`$XPZ^ONw2*v0+CUVlEvn26>yi=y}MbJV;VhD>4cIXptf3TBx}ne=@5MZWGw1#iK5; z6v4Ur!O`E?QZd--l&@8}S;tARRTHN5V{DiGxyX(NI(j9P4)dh%N&MFa#B$;qwxyz=Vf72{} z)uIfRg}&T6{gvwY-aH}n+1g$!8c@enM(9*TL%9V~8G1)lVH=OA^0l6R$QtA(@j=rS zzWi3boXo>W=8&qmzimN1{u!3n3-|+ay}*Ae!Mu0wY2* zG$G8PSpZ((4kjzcQQ3}EC-EFjPRlKJ5)BKnpmRf&k!g1DttDOv z)^3&$)rcx72!PYH;g_*md0St7T&!a2QovOc=WRtGk4BZGBYPywwV?d4TJVG$-+D%@ zF3~jA+#=W&FV=LhN}i_F(C5^tLkSjE8DmRys%b+fV=MQV|46S7x*PhE(3 z!h+S_p>h{ib>)L*XYP2y9db5E1Ug$f6yW|g4N|!Sn_pqo2BHYq`6}T$0N2IUF|s|$ zQitPRv`T*OSw{C>$FM30$YAwL!vZH(&u2-H%=5Uf`dH*RoIoXVPoKrAiq&H1{gO53 znt|S_|01=gArY;_Ex;73l^A>V;o1gwtYlpR^2}mvwx6{%5^7Cjub5`YTdWptR`&x3 zST!1-ijaC#dh(!GqY=qsn#vIg+N^o1^f))Je?qKM2H>ecnyjjc!*>C3j&Q1pm(wXJ za>+V3c>t?h-~sJTKvA+cRpN4P>{cYun)F*M{`GrzVHGrN%!D>w(^70TH#P|t zd>BtO^%_=O$zRW#vuc4nUtnBGYV0R@Tb6+DA4h<|9JbshUc2zN_MH){!eAN%@Mcye zKrl_Yysorlduz&P6(dal#+R(e29J4e+s4te<%C|@%)qTCS6&2C6%@L72Tp$ztH27R zZK^R2HeHFe|fAtJjLHOanMu~4XCzQ3LYiX8mx&?f9 z5RyXN>R#noRtcC;iZBh5xaGNVk;K!z&*Szt69h#Imn&eWl>@Qo`%sg#Nd!$aiMYt_I|D# z7x}nC_gEpj-#PlN6z1iG>JBtDW5?jL(K07cu-ZN8jq9=LPY*%uhOilgL{8`?_+%<2 z0_;2L#@Y$=zIQIGgow0>(;yJJjX`0k35nS1J{a=WXdJ7RtoUh%uE)kqsSvsLIIC_J zpB1u>Sb(0Vl+WrJRx4ez_db?Yt`25}|JpW=1aeWhuuoA8f{v-07hAwGdS_mPRVct* zU(r-Se3k(olh?=}D_Mq-AURR)K;;CEd3mgY;57>23*Hv3_ArX12gnW*g_#z0L-Y!7 z>yF=G6$y{brw71wV}F`yMG7`~ZBGy0Bki16EkwiqJ>J184K50rArd>y@U@MbO1-tD zjW)LdjN%DAO)P+|075cb6YpYEsB@LdXzd`7SZc7^DOQ~OPJa)pLj&EdshMM#39lxm zfdotB8p3rhY>O~^-!{?totv|Yi-9#JwM11sFabXyz#*&=9xx}fAh6k9!QQvd?0e6L zSXHD%?$pM)yjTcyc50>Y)<@%EtQd!YK*=bBFJk228`+?=o1vwU1 zlhwj2=x^PPRRMOPHe3>F4+f9*r7H4+;STVUXh+w6Yxn2hWOavk$`EVYXM|O)_T&+y za8ku=lWn+5<-XqbCamJ-XFsZP+kHiYbhD(JV=9|&oymi?YoU^Be?RxtPAk_704Z4M*O^j3PRGo*;*Bk@Xx!Lv{oA`Gfgw| zw0hlU0?D`9a>Z&TBYNPgV>Jx*M(;?BZER&_LTHuxT-(O)id9_ab1PPDNuoCaa!$2@ zu$Sc&bRQS?uG2si7phstcg|*&EE_~X^%{j6owr0=d#w@q5#_M?o5D@SXT9t*tQuTV zsRYB}vjRQfEaDSFPbqjVC&mPwYvm5y_r|dbwIaI#Y2#$02cmqXKQQsF6y#oPPM}g7 z9{!58U$liOfTc*BjynVo>FfB5g~jk*%72ahSvY~-$K=``&(a|pgp0NZkty%3q_wQKMlaJmd+2d zzYgx4)nb{FRDB}=X%u9EsyeZlyY!F!5vxYT<)}z`>6kQyo4{Ku9B3*eMj~4FR>%js zZ#r#F+Rp|o+(*4=FE(8>3*EJnE$PsbLRxRtab-KoU;izuBQ=$Nf&5i0*u*KdgG9ez z-r7)@wOO!N%8H-$9ahzpc?H|hW>zT&!LuMFM2aXhW-&z3XLY|PZs~FpdW{lxQjOGe zVdYxXjUhh~*4;b5wc=l2bn<#k!o&a^83SWnzLtqg^h9-mBF1d&1R=WhI19bw4}F}~ zY)ow=(&R3{XzZj6M(OUPG%#wE2vg}s9)D1*k_|N@O)rmk83u!Q2^7mT)NFd937_9u z$%yXyBvxhA3V4I@@*w$&;6ma-3!RLJUJ4dwa>5F#d+38$-SM^9$_8`Zh3?sGce}m% z%|6O4GTW?Hy!IQf6{|8-k=1qyZ_6mFx&y&7`?u2Yna_4ry9<*5A3B&-YFXssaLLk# z36V}$Ph%>QveagA*n{R&YQsO5zd{9VkJstn3I5ueP_{Zq3Np?4bj_s#o0Um1+4mWLc-7xqMH+zj(!doCdbf4BKx+x z=XCE@`^VjsRRs(=0JwALR9TX%;^bd9!-7BymTKh$3UBNDpRg*mHvVKPEH8G!XVJFe zxS%dJ_Cm=v;|B`aTj#GYVs$>Wo9zIMD3jMR%W|u1% zcbLs>fwy%fK+CB)_%dU!VJ2Ru7oZ$u>;m$Ica{4pKld#E=Y1mG#7pr&*}tdOx{!tST-7 zJW{;n38h#hMw1li^wYj{!IHlg?m+j+N3gmn*%l4)X}vAO&8j%XhZa9ltpvtkFRPW` z`b8K#L04Qf3O7jyW$=EhC3yl4IUZsfR9@l-Dpr4VFIGudU?%O?d*)qewYynz7l*3v zC!Mv`s`#~DEpjh#MXX5FFGv+f33RtMnlOeI!_p4RwecZYC6yZ-lI6srXK!HwXs0C1U$qfKKZ#e~52 zgbvm$F}9KqJnv6f6;L$JJl3G)7SbitGznlcH3k7G=%&I^sSECQDys`+w`l0y^8+EL z`R?diT2bQ=Y)lUqzt$%pPpV2^I>LEDbJ94+B{R}TiJ7J@<;rC;%|eXr{_p3lxn--v zIl(bjF00BTNlYQoVH;KGy z=}65NZ`M;F(Dd_Y-Rkrc`^neRk&e!^aAhWl^dVe^)e1iF<*%-@b8IL4tSt{Ir~?;3 zUlR0Sp$o8|nnb*I&9}Xm-lSCrbG5hJmpp@+7i)p7cuf6wfWarS=uA9W0?*!iL7Wqp&lg-ST3 zXux&zEOfrCVMv};_^lfkJf2nR9V%cBHHT|6qwcwC1FypHi3m$Og4N0^IQyRK?3+>; zr^DBFF~ZGlN0HEnKVv%x{Iytb?K|CX9U;7t@RtH5g)<504yd^|C!T=}Bp6)Iwa|q) z;pkX3X1M@lTbP^^U=`CNxXUJKu>q02#DdBRoVT?$0|aFaS$#JeYMT1+Hjrr)ik1nYCs9A(NN2{fuS~`drla-O|Ddsr;i`Os=*qg8-A-> z+H^{FPBo^8Ga;7Ifozj2m9KU7^I1iGOx(ila01Q|0*#?D6~+#bWDyUF?4AoNd$?obDDx! zrQ$sKw^=32WjYXw6)|1+PsiLfy^z2QJlg(LX~d@Y6FF zIWi&I^xg^?QRkVb#wzZ#o(|N(12YNf1iS(*BfQTn`)&P#ihsS%Wos9bJc<(5sEOQy zz-$n`>g4SXHOE_B1G9MB8vkGIzqv0A+Vb4Gs^&xmJGbJs-$w zd^1m&1!wN7aVrp?Qcl-rw58*1Lm{gb4#}I}$Lc0X4_6n$?-f89oB)(;H6_GiP6RU{ zv7nN>eBi^ZZsE&eCsDo@V=ZjR2}H7TKpvQ=s*zMy3vsKn{tH$O24)Zr%H(D_Nx#*j zh;F3`EU%(G4f5mbHmgV@nnczZaNXHRn!l5|*dLXhZ1W;U)V-1{gT9#oC865>17FLW zJbG>OuV{8iTf1``6-@JnGgh&)R$yEL3;{M-)zJY)?x2CY1jd6}_O|zoXyf?T2_3_w zB}w7E1%0%jRP8C*vZvJv=pY(tDBjoW{~uPxJ;OUt-RL}}D>pS=0faE?Khc+m5wKeE z+V8#(tHRUB-Cx+{#=j!Jr64kSJvI~OYw6YHw-)k&Xa0oM)z%JgM}jF^XK>!UEfEH9 zRg;Q`p_jmF1%JIg?=m4NjF;?*Mw7~Fqf9MOXe9iTQURh<&E76OgjGOL)+S2_y)7G7 z$BQ1(|sr=U8d?l-f3Q>{LELLq~aVo7wTnFK7sqO$A7xRJ6TmBcT8oRJC z6KwK!+kW9?{xjLzDx()Ov*Wp0g=pBj?1QYTe}g-l2liV75=1!wPDpUZzjF;@wQ{rG zae!4hp%|?LXUyV&97yh>7w6{M!)VIa4yjlzAS6SckR}8@&g>Ao|Lk5$Ypx72c8o{;FP8b-(!b*9uLF(?{8tFY^~vnduB=*P{Mt^vk#v-qqe z9q6#+nW&$Ue{=$coUqe9b4_2I{+6-xVdE2K0(m>*frwQKxdTY+jrUfGFz@>kt7I+U zY&0lL@VfKzhMfwBs4!%k@$#kAj|Tk7mXD z+TVCPs~UP-69$>F_WUF`VVgV@4Ygq+Kv2A|AH0CoIY>{ZpV*`Ox+UQ@ujIw@3sLQJ zdE*BPZ)@M_uV2dtEru{2jh!UI_?P=C?HX7ykQt*Z`dgK+_4S*uN~IGZY~CmBNCKx9c)3S1hp;(8)? zWmni!-_5G+=Gj0-&Pa^)_)`}s>>+yFMj7peXbg(Ib4q)o*Ro3GD8OULihir{>+Ezu z0Fn}sy4g}C=WFdfBkKO9Sm1qv%k8v6R7+{V}(C*mHgWA%(D z#c0?+_B2+B-iJZv;zD!y7+;IhiJFqE4%%(+(X z>&gGcDkLDH?eIWvYg1MX(iaef7xz~7(y)v|meKq7uQjXLJ4(nQdDb!-YI0*2ZHTfa zF{Z8Mw^m~8JO7ncI9P@Por70EElBTJR0x)r)lLScS}fRm{@VKq|7y0>aEd-jQ+0_N zI^12^IV8g2S`kocS;pSy3%a-Cvy2<#U--jEF5tjeUlNvYKuA8Dm4`HR;$JJc%jy-e z3ULY4r1bW+TrV9B?Jhmq3BeTflDyao{`&mGST(+D;~>;EOsWX2(^{5ri(_1ke%dZK zXYW(Doi9Mk=i7Au-6vDK$>3coT!c*z7@RlH0WUhFUS$0`6iBCq(7Qy=X&d@`}C(;$13MUn0g5NXUet!-lsjM;GVISJ$u!9%Zwmz0 z+^hmh_P>9R)lD@>)pl4^zSdv5S(>Bd z=R|I@5WbeTYxfS#6pURXT(m99J?2^;ru8urGriJZhM8EB6m^NTgZt5>0B$` z<+uNo)$BC`lp_l`2GeD#*SME_t-V)q8>e1-&5jVQw`&s&t6BAl^CBan z^OVAw9!oOKN`LEt5NI?c!760()P`D!K_9azcfMmU?u@=zyRUoaz4f}cTayPu{WWQd z?!xLsf?)u}Z`Ib3dXWQcytm5DdcXG1>m3PztTP!Htf!Y>ZLgqE z$#qkg0HPu-PD%%`cdh9E#GW^WFjQ= zLkP6qv}T$UD15EnW&g%%!XPu`h22+wX7!xlWi)h4=yhN_?Q0e0Ha>qUtCoa9F85PK zcLJ1DB|{2CNGE#uXy|(-d#lu2k*GO~M9ghA4B)8qrNOv)yJ z&S{mif3O#eHEDkV&^_Xh20(c2AhD9%_Keoat&4h&ygjBPckzSG+yK|g{x7GRf-B_hUNlsB) zH#ngJ9PdrynIT@x1Tr_RcU(dCulwI?OZaq4TboSvs+;9&S$G}_C><6v7WPp(fr5YS zeeCh9dP2eTx2eCUHe^uRjqMR<1ce^98NSLZcmW|1m3d&_4*W93tHYj<@Exlh6>vtl*X22l^r2AYYxX*qLlRsqfFe)Ha}rejWEUikL5?1l-h zjY+koKDL6x2u^Cl${o1iAXcX?J7|Eyjr_Ik%pxj{x|{9f6nUV0wROB^O7sits`rBd`n*f(f+#$x3kd}01PWHWC%ivamlBLj1Z65L8_0|o1=v)@ zZEGEiv#eGs`TO6ARV%nLF|x40Z*{QnEKea6c#}tCk{PLt3Ng0xv%g{$|DZMDvD3v^ z6@o1RU>J(!)@a(M+V(~kUP1rx8?fq&XSZDw?gtHu+%rRmQFt)WfxOvv2p3*K=l!>0 zRp(UUt#r>EXZW>*hE3a%Nr3EOp0}*Ha01<%{1p9A5rgm%2+z&3D<$fD@>hYtAKN_l zR+UHeqld9d*CE$=!ntb!0ptFU3U;Z~ctSkND8v@ty;^l-UlMxlr^3G4+$0{M4%$|F-?m(6r!JcuTmE6W4Om(yl zU*Q#WZv-I$VW_kvtkl$am#pn;=%#7IFf&jfa$gHyYvVDWV^z�LteHS2we4boR}f zAv{SnZE|Ye^NPeH@P-vD<=%eR>zMdw!E8j<>u4Qjm4|qZ=wU=&6=$nF)(Ia_nL{>Fjle;V!R~Ll+ zN!9>)S@|)boS|)0JJ;^Lj$Yd^WgOasg;3yufm|U^7NS{;f~aPV?szMxZsET6F5F>N zeJNn?_q3bBioVOjACeOT z=|rcDMl@z*;#TEc|K^3PHuO=91we`1FjI=JD$XI0R2LDkw8$gsO%4Vp3{idkkqs7! zTSoU}MCqIgE;4(!xT(ezeAdS6VZ}4mm0B$cYbvAgT@2VbkW}0lWy9T_tOX4Ixbs;B z;$gOs-AF#5&nG7o7k6wx$Ak6Tw}ZVEaF_1(_108%Go^$=i7_BbY4slhH=eJg>cWmogUV+`QI_r_L^;;{5 z-cQbrRe_WW(ZCFT;#Lqtbu!Hi)Cv(%y1;4y*Y4l;SF93l*a$4MKAQ}VTj7Ar$h5WVi27SYn z>Sh4362hv5h_H%P3x))lVL|NHTa|OYI`nago|buQ(w}Y?F#>{IB&OlrM%@v&Br(O` z`r>b~s?3OR6!8>(K!ym*2pEZ=vr40vUu3o7U+)Rg3r_&$1(8@%z;ny94DKO;*@T@* zv&|}xsQ2yfuo^n91OO2LlD(+@*7MYq?hLaBMtS z`66E&R&keu-?FChq}^sLQu9?lKtVC>O$*6D4_4)n6>TR_sWy)Neyl3ig#o-lZ%c2M z&(i4!A40r|RS}&nzJl+|UD7j-0FkC{YD4cqj)=gHuLIU47|;|&3%|8@=)+mfoW0zM zXJvI8NNUeBPm5S*kEMuWgo%3>1$VhE9FbFx+DB9#CKV&S0L*~{n0itWry@*II!`E zDmC|~e#ol2o#1iuAitFcQ?NbD)5eBFm7ew#rY

*Y4w9$?BqsahhDobST|BRzq7K zSovtHuK&Wkg2El>Z~p0;(x1eK|HHu$W|S_Ox6$HR@#iK&jP?a}sCdHu1*}F(*QF9g z-6z;9tC~H)oPk!Y7gwIP`-*hOe znnuvo#FOTWsh+}s*rRhHmI@{D)!*=>3a16D>4K+h{EFX!^&@c39pTlzLOs0u6h)02#zKChpD!a0zKyBua#Kvs|T?Pdz`>Bcqcv! z?U|o}aO3gI1VnKcM?j9T zS|+ccl4-u`o2*)3FawW=i{%dBD;gS)0N&D)EV?8Jd&RHyf+?#h+@X&&l;X2mtdS7` zyQ!$qmAZlhU8uRA9ILWo*I@t1G<3dJ$`>sjQyeN-!<@TTD{2vs`5vqIU2<2GE7HMG zz4Q&`gxXLObG~5BX+xg&&UNVANk+6OPX!VCnfY2XEuJ=OkueKN&1f)a6=$U~`jA(E zKmf#&0x5*tEYqj6$P;D$OzU_C%c#EC*Bs6&Vz!@~eHeU}rngKpvP?LUx`x1)14Z<) zf8!^!x@Bg|ecj&577wc+!lKzkeGp*PVVFvJTZN3Mw_oJe;L^`jzsroAYl=-OZx}y# z8Pq}sXojp-GNPAoMx>);zOp5I#G>h>PW>W&Q%$m-fA-c|&;kbJ--LJWDDtQjwMce>+0WK~Ky zler)pkeWRa>s@1}U6C z=QfA1x>U6VezyQYG>lZS9fVklATm1s4mmfgk`G*bF{`VAPG+jO)`t-i+bfVC8^pt; zQp(qER`2ucSj9>5e07veKczuTtot0mv z&us@yFe1DRY7azMysrbfuayb5L*C2kHlm0uz&NnCB~;5@B3BrJCtH~G3tC3Bcdxy1 z(g#_!j@#l$yth=^Zkb#jtT&4OG3u9zo`w(X9oOz%b_A>RGU%aG3eetkp91J&)5(;~ z2n*dleTqHERy4kn?%V9jNlx~;s}8{MAO@x*#R=%b8E zo&|}GG9`ABh8bQ$$Y6eJA%gH|spKdY7dx_S?* zX+;OfZZpyccmx=)DsiSr$}%~{SAOf>vy6SGpBbwVe5n9UtCqC}EvI${?6*G(dkd_^ zYDK;OHGj!!su*-6tQn3AA4yN%5SLxQcyIFeMY%e@>jPNL4SDoORPtL3nP&gsn@Y`PZ(g~H_RO5Z^5eBZae!?K9Mntg*l=8T?0&XB9rEmFux;a1a3vcb!%1&Mk2fXY~7>K%v^`e*d2S zaXMGIO8N!9Rz{8?xxSWwZb^g$wpB)@n|1b@-*u_U#+GH@18SU7==Q!i)L{t_TDWAea}3r^EVafbtlWY3+;t5QCMBxDt3vd( zX4Np*h5P^vx|ZAeG)&;1#cZ)rYW(PM(o9tsI9N4WSkd#YT-NoKh_n zcc7x3be&^a^^=hP?b`@G5LHErpCBDR%YHki+x~(=_SU=hFIkmZCk3(=EL~oxgVdFG z2}R93BW_A!K_S9yoRY7#fDw^^CcVQMG+B>m-7HOA4BS?9!qf$on{|fDXhzXwpuh@~ zLiUCSPaPomt5)i0E@5hO84 z?8W?1z~NvS%57;Y5W?P2JA2IsH)cvD)4WKYWv7Z()<#>gO_$-2W#p((!e*0V z6}Rv739FiqHe@QYqf;7@R^X#^CADpXLm_VU-mt+cfuEgdC0Jjzi@o7K+Fy|2 zadL1tYrN^J3MIiWh4OZGNkC z(@3PBo{eF4bow{(+7*1@Id@{!W6#1Zv^sCgniZZ~|Awh^{+ZkASv0swECYVNIU#JcGi10vg zo4Z|V@ye2*hs9jGdl@W4WWvZ53lLv?Eh*OaQWXc*S=#9!b7`Ki;IsCf@q}1~invs` zz9J0A=WVrChmb(4)H<@(J1%s0?kRsYV9FI_qf^^NnC=mD5E*o67=U9W7vO6Zers=% zuhp_NmkRA$+=4?|oXQzsDS{42B`m8`j9-!uEaa`pu2uuR2U&}>B|Rg%06$_0$e@h?vQ160;9a`6J&#r7J){6NBSRyl!9S%&T|kU4^cYGSjt&XwF{2*Cr-4Y9gyCN5+|8$Uij zR%r}GgTkD7`XnI2fV}>5tVq{E)2HZNj{Mx(n?y38tm#@%hcIA>t{I<&|7A_Bv}j~75X?O^cUkiT{rlaBRb-LSyp~yM zCjZfeFmw%$Rn%CfXY#t3zjj`ECsyU?`K|o3a~%aK-H{z4RYa##plCT^r5}6nNvwhb z?F+-vOT9JBh8zX6HIgQ{nuJuVjw@O5hwsfQ?9s@B!A%KFgo1EXG95ZHAB6!z2&;8@ z3!VPwzk^kz23s(6BQwjp&HfHjN(7qFUew9Lfv;8gt^GqdPNSf-y>!jCgJ&5(%@kvb z4|&!Ius>}&B!yVeKkSrPg$Dy1sO6*^nXz+w0L&N6w2}; zjxj)6T~PU28|TL=PwhqV(q1efDO@t|0g_>74j+MD=3FZ|;mc2F6}n`zgliw{P0G$^ zX-v6Sgtw&zD228A+I#CEtWusL0}K{x-16vWso(+qKG%3Ll@{h}Rs6u*edX&#em~Q0 zG$$Z|(cSU2C?T4Rn-6yMcOOMOrhrNFd)1G0M z3)NZu%?En1apJI7fDH6iLF2a;YQygK-?IwO!o$IS4_9~S6$k<{cp|e%z*GJv8BxXR z{ZC^RN|Z(KL=U!C$rZc^8fmu|%NU z-m#1;Cs453f7mBj4JFwfF#N!0VGn9R;OGInrMARKc*)#>y??FV|Ga=z`$p89sHyUH zd$VM3$>7193VC&t&L69V2-81izQ!SrMzt2S4e&DfNWGaV5Doo3S}m4d(@fcWH0&KB z9{}DODii~!ji!dLZN6ZMRs`HNekO9YS3ptE33HQBMc{!@&;8I!H0~rJBat%qM{57- zKIxIH%BRs31*(YmSPbR!E0HxgvmR!#qyd|A-TQCd*g1n$fEGdd{hEa;qXSeGGbPrZ zEsTUt(6S*Q zUhKZ=kFSiA*tw#0))!Ru4t?l&UN4E|G}!&Dp_#6Xp_+} z5gZa1-51-WrJ3Gg;}7h;Bi%p#2drA;n066nmPaFDce6YS@ydljiuDlu)=EC`S5IWs z8#KQx{3U-i6%C8l^ALv|m=U7z?1l0}V<`w91!d^ie1d$bom=y5? z73}SxKZ#X(Npu(V>DfL`F=626LE1@#*Nay*rhTw5_zdH-s*;8isHlKY&F8ACMqX zCnVRr9Gf!mTPqB;_dT3d^l<}cz>DBnS=3J21?s@(0161RwM{OC2-7>|xvUaB%s_#f zMdSvK%QSs5$g}vk0QPLfXH|F^SN+&J5>e#&s2)Zs1)Af&#t %VS8Q@3cLql|1Xe z-pr~A4M|&y&Acr@(R7e5uk|K69npYIPrhRd&1w|H=)6UT1npcBZ(DuMYVXqL z$Ew%p^V9uHWds_S>A`Uera_`KJKo*DRmih`aa&ex9!+OcOmqT}T+}SNHodkvd5Y75K$2Z};F^tcjT!;j+O2NRaM}kR=Kb zY~&$V+eBN{Mt*DIZFN2?cd^k}s^!ZEc$C5OubTU^Vy{BCQ&X|!16&U8E>zmb;{rM; z?i~F%Q(j1e+mx}c$lf|HKPFcFXRiI0-Ds{CU{gk<*(2M+`5G8JOTAU83vP2wRw*~w za!G+9c$UT4BDV*&kggfGMCfl_h)TtI!Q*0ey2Srfy^{ZJHH^A8)C2<-GA<{ZSWxi; zxBC}X@xJt6gz8M+w`NHo9muhL>ICw=3sx&{YxA+J^4n3FcR$lJGHhgY$0RFm0`yEe zH_ja>c*2bvoy)3%YNQz*0x_S3nt=Wy*;+{LtrJwmHLQ5=IbrVxpJY{+Hxi`-sF3@L zu?}>L7C52@aqQu$-K+}o^a1(njux+^0Bt4}rye@5&4tNaH|Io5sU8$-?#`DkW_9k5 z3To0l%y0D<8drK778=oiBqF+s*RGuF*JMPB900Uo9q@xkBjGl=M-mu^Y#=4}BJ#E> zcVP7)Ru?i?Eko|WD+oeDfx%{CEZrrY3tukYrIKZwb_lCWokLSwDp)5lmKA5h%-dBL zAuubta;}vVIO1-xYPvRfQ??lCNXv)_b*ngO50K2DSJb$=g^8fI3!Yk7^Cg~&eSS745(xlHYr9W-I-n6@*uGe-F^2vGg4pUl^i3?NQQ*D@QK&2f>BAhWAG zlL2zm-o94FYoC4ATJlEQ#?NF`20s#u2$PVI5?}2HAym1U-&*n7Z}?YMWkhMbVB)y1 z=GbIJ(#_Raa}Q=pZL+=Cy`v7Dr$8SuFYLBOPX;)7Q5;LeM72D9DRT$DSRzcp59~Yr z#8|Z}bOzD0o|e~URinfwL(vem(Vv?BK*bMy@PVv4Sz5*ElZXYxSJW_$!5s5oL`cH8 zT>L;K%lPVN)?^0M>+%5$OWc7Odi4xrjcN=$Z$>ml->Y~BKK&h5CB-~8zS0_QAQB_9WQ@cD%q8b99F3=HGB0bPvT;S%My7ApChsJVH(EmU~D zvbh6$zgZjKdWtfFT=T+@Bk?CI=BOyKpekBCgt3LaMdygs zN+tilRL6iP6ymH$ixy3QqAc|Dws1i4HJoeSR;4i3+I#3iI6AG)na~Y1u1>$g{LUcNQF1fQ^jX}{i{e~Fpx-JbAP^8WSi|h&$xjpPTLzIC*rqO-qwHjSlz@& z0O&4~7)FuOi}kkTECxpbNW`y-Ru7r7>UNU1zUCRVHiY@!#2_-i&dR2%WCDme&b1Nd~6$F zqMg+C#gS$O5Bb5Opk|z@FtL}_$~?>+Zo(?LbJJ?XKGTg|Bq7CO=>6&60q3XrQ58%;N-5@XM}E~{u*y6_Oa%o#PMR=^|GL;Q(s zVKd6u}{nkQ^?a%MPDpp43 zw{|8?T{@L~+NXdM%RT%>@M5)sX+HcUR!snU%T39a68pZmkFi&X>0?HA^2g^++&H!#GY?82@XSv%pk zR=mqA-nh;>D9dd*)V4b`%SHt59V=Sr-tbbVwsA-*`M_hp$*NzI2%~0)lJU;ww~Vo= z#pBB6nVk1q3$dW{f9}t!*_4b{*-)(dU&|j}6U_s&|27O8P(~{G!nyYEHDYyBS69wv)W$2oeDDfF3O8T` zks<`$cCZy9OlNU8t7s`%t}x_C;W zX^?;dQTamK1v?}8K;>=y@CLD}`REQTtO}H8c@I+rTMaoYGxWXzPdV2L=jmi`OE#?$ zmGUKCJHs1>`eX)KK1IG0VwMK)rceBI;VTD zVS2y$0#-pzK8qF4$uy%*H5+2riwrIp<;P{~?i6Bd@4`>4C6hFYffod*@G{!!*pcqM z{p`VYA^VM$P(YwN8!u#aO#PF)A{^v!acEUW5||7(>%~%aXjn#}8`-qshh7{y%jgiyX9+D0>3%sw%iDT6iLkixdca8V68l;fAi8hS;N*lto zol@0Zd1E3Dr_^tR@J+l_b^tGg%m)VM7*jA3w|c@Y=%pWiGd^xhWV`(pY`<@ zuMN}rfS#zC-rxgX!A=@Sab&oF!1OlFTzRp#`D0f3d+J-#;KW#CrZP>B!ib5iFfvMu z+}Fz6`sILCYrQE3()f`W+AfdrW40AR2ie1lc^OmAwNM>z+~V!5BGMwD@TvefY7zb} zvur-poTd)0YUAbX1>JjUym+$NEvufXtCIveGHyQDDqn? zb-^P}W7Wf4LNc?>G2TU1EY}FR&Zs}_ep=YIuhl=|XRP`ol0|?%x(IM>2#KM-9J6%Z zRvRb`tA(4j@6w!rjwX4S&^w%Kgrg|88;t$KEtXRK%>|AhFrHf zPUmVHYnG>Bu9+@awRywB9q3(ncC0Eb6SM<8wCN?g8I4BFv?+;Iq7o$|D)@o^oz7cp z#u_!#+%x}{SRjQXI^SY}kqATbS7@khO{W9JmpUvLP^(f4M5`6hYGEHP3yGayGb-OC z!bo08A4gcpP4IX6KRgN z(W#QV?7xszD~rgUs|$E4p3sYx6lxxVM{J6*J*Uc`xQ|L+caVdHxJ9X&J|Tp}ULf9u z+?ySpxX|fBR9@`CFin{or6)|P77HLbyo;w6Vyg^9UDS30R8HVoIag_>1(i(GzJOFW`W1AQf?LOTk` zT|9x0T$5GumelT|X(Ae$gyOX&vD}KJhFXMul&n^e(lbBEYLo~$e~bsw(1Vf>psVVh zg80mCY_&a66{{CrIaW#T;8T;9jduyR+>9ZJQ!cdd%@nnMYvpD=Obr8lRa$TBaprB2 zl5$_uH#EIrG*Ct}P6l5=pdYB>#DAA=lRI5D#k(}jvM0raFX`5(YPRY73h(VXw`X;< z1t$}&q?~?hI8O#__}9U3Y4+OV$ZxH9?THgGu&2GRXGBSt>keYbV-g%6nc|eXU^dlG zp!X)|qYMCxn)8PVsp1l0wD#OwJTj0bP5hP<7CQas9?dFp4!@0AomVgx2DIT^39B6m z?t5Dee=Yc|Uia2({ZTvUoPY#A-bLX}F-Lz3m5auQ*_EauSHWH0E+3F#u4ueqKD)HK zWGZ>Ggr2SH(+jb0Be_e#yYz1O1y&IeR!#sHPZhVqRihO|pAe$G^jys(2hpok@(({O zR&9uhdS2U}ng#^rV(l(VT+GCZiPQMkO62~H`^2i=c64>6Ywl}i&#?jBF`Z*uqaXyi z0~OBG_fB9HX$I95*cQe*S#3xuR2Tdt#+bg^-8xh71Kqn`%Bnmwx$tB~(7-xjxwe5O z2sAY+_X2cY<>q|laj|Mkm|r;Hw46YCQjo`tpwbXC*2F&)PvDhetY(w>QYjFcwil(G zr+lU2T-e1j3h$>?oRzHjf+xnR9=vZfP*^1z!U^fi;}Owyuw2+|S8)=ccj%dGl2ilg z1^jE|e|2BotZ-CRaT%G!&}#kIg3sz7`*T)F1FbNr#>rS@SDGa|h;P%;E7&MIZt zSeURT*gP#Ba;iXXajTGL^?UqlQ=kjpgq`6IG=7%i1JBgxa2BQPdhNZ>8Fij`n`YHs zG|37v?Nmm|2V5^piHRK`d*B@BT=zcD-TV9Z#%dC(2$5xD9_3n*n=}_Vdk8k?1=DP|#3dRmW{W{OAZJC9SD-G?*%V>O z`4bN?BAQH-8UtRCu9CK=Cun#&w8I@R0_8FYolIX*(*D)Et@}zC#Y9Lpxnvf?GZVD^ z;|>@cBQqSe>HC6r>An87tg3@WKE$C^+7h6g1u{Mbdul3VJYj_Cag0~DL7|ma{Dz3oM`?HhRMif9#dPejXcWS7>sptO)U{%Te1^7elE->hcQ zyTMSMEq)*~CWJM$qo5`TR(wx+XW(%Mvq~w?)QT>z0#2qWBZ7qOpCFj)sluUKhp!R~ zZvW*qpW^GJ{b-IW5ymSZ)GHti5h&y`bzO(+p3f>pTB1x*#Mg^+&EQ$0EycT0cAQ$h zRQ0cCy^2-k5BjK%Nye>=h)FU*57b`hikS^s9jIa%-@cgDVE1WgMUo6xSAsdCC88akIhLo_&R<69Q&pe$~RCmi>$r`o2I~h41bGKyqY{nQOGq;JL!f)L;=$ot} z4`jGvNfyG_+A@PpoW*d6!THSNQt+&uz{VFoz$zBnc0^Ki9)ps3R$zC`6dU2Kjf~t= z&1-ibe0Nrjdm#NN+jvzSKDi5(CMCGx9m0>cV8?4$xDJncR;-dEm1`55cLHNbEaro0 zW|@nK>)!3^yA=AdS38JRD)T1F_$(sZ>e#6Nq1K`hLE%aF8DsHVE4j-fKOd{$YmMy% zSTKm57n{|IXmC_6@PVYwvAXvxqqqONu`16XIA9{qUntJ|TCOj=m{(NBU>Vn}?mPXI zwXw)7V3cJDHM=*<(sq;*EO@I(5bN3&b!UZzI-J5VWoAk9m;f; zuUIsYJgblucOG-K_q@I;_f2 zGt6%I!7z;LU2x? zfb5_7Ggh}`sA{(zvvu*RfSj4Qh&?l1!U!olRC~t{x;d+gIQl+(HKH=YIt4NBN-XfO zl5i`#i(l(TGI-F6%na%<$j)oGKGXp{c@4i!R66bEyn=#v>5o3hs>?depW9v^pF#eb zJ)AI2IT7~N3>ms+wRiEctm@=SS-9!wX%b72Y3dy#&;*(m!bW*pmFcBp?y^<~F7Xk~ zM&keR1Cn=wunK=1J);*CMXTENz4M>ODjdK|h(Jd0f!3RL%;qCVvl-$t*Xp+xVr=)m zUuD%In6@8g5YAI@^QLTJ*@lS)$P;dL@mw!?My#T`;{6KTiLtu#p;~93y#A5t3#vS^ zT6hJYmusUFLxuIXreP_{H)Zg$VvIjRXj0=z;|~Dfs6%ZR(O`8OIbVz=pnDQT)W`4_nq+|R?S9pg#q;w zxwX!$X6ChZCqOy6UhM=bZ|gxaP1I@`yo!+Km9M3N49U#qcmHGF470KIHVO#z&s3a< z8So0Iz&w~{cD~{fxv!B_1xq4=$7&^adEO0KZK7NrKxC6-ay$aLOW`}MPlRCX@O-Vk z^NRQV;@)e)-_1hLBhx3-ToJFJM`v-J7{ucWy`PQ)~}iwU3*4Z;S8R>$r=#%{d-nXCqGz^>OjOm!SRq6uWnkcc)Mn%=Of z^A$R$-Ho5Ksxd_O7!kuKL;B@daL7^@SapP5vdh`8#DZtvCRWjJ^f;FWG{jgOYx-OU zFtyHXPj$FWHKu?MbT9t;ns9@PO9KKs#eEI7ryCE^6LK{P(Cdad*UHzr<{eo@8FXz3 z4zw=s(0xUp@_@%Qp-H^h_{wU*XZ7!X4OUT|1%9z08yo<Tu|%Vl~Tv2$3~??Y3)yR*0sBX}cvq26^#YD`?K&9>MBr$BGFN zfHDwIn8=-BBUqscn+2S2(PHf0y>@3qZHPgNsc4EZGxt29JI1qeabz!7vU343U#q}_ z|IQ_>Qt~kd$V^jY%59KuN<4%2k1`O{GNMB6@{TvNsv#gM8PtdtjZt&aR>zwJn4Sj( z0wLIMExg#yJ${!}$qAVyZd%#t1k@!^&okX4zx?0&oY57E0)2_wTF^SLji3oLWP%ccXe!P!fE&e z5`aW*QW??dBi~N^3)R*fTI~*WU-)=d1Cxm`T7!Po18D@JnspZ!P358()NHSr6H!L*c^iK){z7`V_jV;aDW! zrBB9cp)Tk=*tv=WT5&%5W@gXl$%vA1VN_~SBSLA%uv*FB-*GgnS}!)4C2N(tj1vp8 zI?>R%z9HQpOy+#8LOyWO2CL}PDSciAEp z;GRW|hSdu5??3(~R>O1knA&bTS!z6CHop_#AB0`MnG+~@mwl)IEvsh4iGgPlz}Lb^ zNOy;6vBq4?B#PFoRwDOXpU0|RZipD_0_QsB33tYM6gKHWM<|vxM6WVmaMX`km0^yw zO0Ds8u3%@s6&Q(ELNbQfE-8kbK%w6H9Iu@X?^!Rgv?MSuHoF*=34m9~+Z36o?OZ9` zfzG)vWHsrkeku5gcL}_2U7SEprIeh#@uXaV#(mWcQIU3mO6>6>ckBWvs#D+{Xd1~EHN;EV@^{N z3)BePLvb*gV3lSI(`0w^``)v+{>J|Gl!iL-XPzqXkWn3ha5GH?5%%{a>aF!Jy(j%oOF9dA1>#kTz_alP{b==M{rkRl$M?P2KvVsfrR8 zadXVenrbKJ+j_@^``SD7+N>JYLl}WKHRT|(9`;xWi8L>lNE;)vyS4ke?_d9O?e@si zLC$ENJmK7>6=yN2qN+K@BX|vUDE!vmhkCJ!OO8GwG2jQXoP0Kv6pR(H z9!Qh|5@9O8^_&02s-c>xaVQ{JLr8qB1@ecS0M8NvIcoW9!D|1gU$UwsS_L4Z9~z(K z^G{^5pgr7enhzlQ;&1)jgV)+QK8QjCX@=E7Sc+NAXjEK5A55?9Vl4dD-j}b!DhBZu z{p+RHo6r#kh0mnHF+r`M(WaL7TMN;!dy`+Vs&N{?)qJgE7)Z9@W*&tsnbM6xlig1L z-u-LuviGxU;?T@PyicmQjG0ANR7V2-QnSm}0 zfoN)@@vntEtNXGeS#>Lo_W4GsxmN;VcA4!buWj;(jJ>5PtX4AkuU&1uGqTXgd^G?o z8*-wDtWMy#vWHPF=Mp5-EYz_Z|M7rW1qyT1k@@tt9I1lY^_trlC}_d^T8D4%_(1mq z16BdyQF}DZF2Yzwi|vt|P;Dzy7~v_T-l|0Id*35gY0UeDR;cEIrP?4J27UsLY#Er- z?kk?_g->A>CAqOP>9mJGpvM_^O9@uuB7-I7%W5Tm{i}Vkx^M(8Xxqa_KShKQx0D5B zX7~xkQk$q>vE=~;M%zsD$ZAZn^gpq z;DojT@mT;)`2fLjL=Od*Ne1G=`K>crec32SyvaW{Pbl_1)H_;us(oBJ|JW`A_{=B8 zs{Rgi5VYxSsXV+b?r_dsTUt)gzUgHY-d1npnyey_qshGrhL9Ny@@x&s=j201818?#`wa00yx z|BY3;F5_&e=SjV-@Zh%^3TJA;-T`B-iCdLe@Tmi_>RyxBH-er!pgPt`#LYn`v~6QT zrY+v3G7IsP!&oJq7$_eu!gYg6-2u@MSAz!t%2IM>wU8C}?{j&qQq)CxvwDsn2#vyc zymVH%jh8{tx~WN4?!bd4u}b~gW7=$6KH+!q1M;kps-r@IK*S%vGso+10FYifJ}qA7+HVnO#&m#{iis$|)c7Muv~XFv!(goQ#~!UPc28I?`s1h=2iQwpt}$@vqlr0W%A=YTy4Q4}@W zNCnF>x@5(bJ8+d}v$})roT&x8+_)HoHm@q{ISu1NQ56ZS7O;%&;qCxyxn1sn1ji(# zy1?MLb=@hql(Deg+<`&{zkYqJ0-M1Mra9e#EjrLs=&An_O%ICGqC+A~;cNA-tA-&_ zi%jMZZ%)bA!T=`ygs(j`24N~2MXPa0_FfzAJN;r-M;11~MNAfmh6GyW10Ds`1(!gv zjBDt(R(czk%Lky>rWF?;5yfm08Qmjp0iX*fTOq48zIG+c_>X6@D#?HsHyT22mV980 z|7zQr9L!&}@X>p-s>H(W z$)+rK0M-I`;lei2Sd25unaiGVaGmuIGR(p?^5+hV24#XL~U;_^FzO78NK z5vxWD$XemSBbFkn2Fpl(oQysaHwW6zzzPO`rCYIz-l?wQPCQoKNZ`m44r)86$qje} z?7?rXbRph7WEF7=Xk|OK!n;Knj7obU$Vx*92s$^6sBmAqKUW!9l&ejWo=#@Zjj!tT zqb%!|&?uwitCaCu3oo{N)}`wmsNMEV^G$N)4%oHh#o}ei?2THP7!@pX0(*b4{ndL} zokZKh6U~eAB2pd84voZ7smdn4HWycUTbCact8{l{86gKJ8it+Z1oE~_%^Qgt=4Mqq z;dM`8)o7@(IwIAA7w5;nhD@aYqJA@C0){W1z$2a;}ItI*+l+lyG0M`$_OwGiH0o4Sp{gYpfv1j0=a*a=kp z>p9nBRerMYp`z z=s?(})?0}%FL?#4(&244OTWPh&=K{al5~gyph!CiS{I`7w*K>xv5Mx4pXGbIS(!S^ zu8^!^l4Kf_wDh-jUwen%nbl2NA#fl5nN&7EbW>vQ-3ug#ns}0F~sN%qeU~=4TGklVR;t5># z306s%;EO=sxhp()Rh<1D{thR@Z0N{(zgXS-E9g$%%IZoFf)kvzEuUGyL`X*x8?k0R zG&o{0)9gIvcI%y)|3h*{VnJrj(vO(xdP-t}ho~^y#wGpMLdDtNc^<11RCQ365G#Y{ zP9y0chNJAjkuhVNvPH$ep8Y*mx3~gCj2#q8J`2TOhNOn^0y1f5Q)RwZ!D{#BZ)bIi zsH$Ipm?s*JqeCLJ>PTzgpLGB?C04<9XODc{hYf=nAdr|e!kf$rt|S%n0V_Vam? z6>B`HIFW4q@d?JD5 z_qHvqf|Oo-V^(=4Ri~l7Z2evuwW0Ii#d3#@o@6sZ&b5$fKISdWD)e6pME^1ORi1?l z$jJf>^h?mbVzq+3y*gHHa~(q+kl(`1@vCRq4MJHwZf8L3DhPDp4s;K`X{;)?$@AJU z6r4~Ai=|-*7ca})By6(bgca{{mv6 zn4?huAHW!7ERsxKRruEB@JB#r-`&ewz_U(0hgH;1b7j;b{J9Tk>ScIMQ^Gu0*3ya- zt#@3|qS<^JtGIuGhjg8SyKn*WWPS$j0w|4kO!@_d7~8w$g{-0_(IDWklW8_aWe=FnnR3;wnLWN1zVt)d#E`x(^1561A2Ab~m&KuM{!7hA|OIy*mR6(3c`s?tu} z%CJ0&vKl5!myq_2+T;W(zxC#yTSHk_YQf0$3o}^=qB6=T5A@L+7^p^5aTfe*=fW4T zN_U4CrTRUav<>Wt+`48wi?n!&KvC{QUE{*F@jna_vA~d|uQegzAEjoTC)vA*C?%@S z@*X#0RUU!-2+6c8s_i{jbK{gkG=L^JwTqT(Sz+Ve3#jM2@EQk6F2&ng0CJMM3tl^52ihcyX`2MtyU*%f za4D;qDTBW*Y>m#_!uE)SKQ&Bp#RGEIZRWHRVLo!bSVcfqZiibNpCx;ng|12knTnX| zbF&x=x(_^>RSm4Bh_7x7qNk2E3&Xz-4Bc6IsY&Tv3;96r)3;&OXhvWR@TL4Rs4=-i za4ea+6vy;WgAo;OR`)vJXLU)AkeePI$XpyAhR!K4G8Lz4&gW~~@=8YZqs!Nbp~lUr+^q9o!)jImX+2?3vP#ngw^EY}>|_(6y1=ZF6DY*3 zjsH20RZAMs96kIt%bU+1;cCq({AElM07AZ2VSejVA7RxKN^2|Fc=7>0F;BtllF@sk zcA!pHD_O?iA+aj-D`BJQl>3^iilKp2Y&>#~6W1n!D*pAv=d-HT*u?R$I^4Mui-Hdz zlub-Eg`Z}iH+fd&1kOH~RZiOgYr3#r>|6`Re?$V%MkhiVD@3(K!^&@c#*1SWn?WF) zq$q+6LLW(zNRnyvWCCg45WUKMz2to32ng#r0Wpy$wC-J&p`?*-(@ql0+|-=F-hEd8 z2^X-cjY~4lW6jqx4J*sYrYzD~5;p>UjhRxpugAZMRho7(Ey+-(L#IY<+H};4ejdPx zF#c}Ex%W(Su-B770AUBEQEKUlB| zr^z^|Wz;-jwDBSP`i8=vC6)5fw&SwkUpohWv8FSUQ6mXJW2k}op>VK0HG$DMEiQ50 zZ!Po-`d5D;tLZw*g?a7V0p2Cu{S0EeqsI8nhp<}6G`lCCz^Z|ug((<{EY3CKB|38o zM2Q<*4q?0HSrx1IIV4v3CZZEN1MPV91l~pNWokh)5e)<+xaniF7!{D}?>{7S845#7Hsz7v$J z5)B{nX;y*3&d{HmuDJOvCoqRR*`A8^<|Yu2shw;8(eeTNAPnt71(xZPES#&9c0~={ zc#X;q2{vD=@>~Dl7*<7k+q8mfK~)R(szXuM_&Mp0tZHTld`2Q*6%|&) z3=7<(_@@6q5(OKwUqH)WB`X%GC|yb|vsB)qELB`2(MMTF6x_wV%en47AL!1HWYvD5 z=rHM$^MvFhc|sS>PX#`ZpeF=eJl8wRGIR%`Asj9(KM(*;As^tBFke$S+O0SXzxBcM zHSx^(AnT|XCg50w6JmdG2Kofqnn7p0^$quKwe$3gS;ZF1q8*YG&Na-Go#^TkS9iha zQh04n02j(a24uqlsWSgq$l`c-kkBv$+#{gH6`cJmUFim~IwzNyG23*cRmSpx%v=%H zr!{KkZdbd$@LMk!u$o6nE5U!K6IgI8#O|aAw&=NZnsbvPqPKCL7;9UBTGeC;?=8;~ zXu%i$t!;t2(JN1@7`Z!-=)~&Q(EPsDSm~OLRh)1!I!}}6`yg8)6Xa$U>aBNvg;l+c zFjYs9Yn1?|w;?Hjnoyb7gm4q`wF*qt6TZEsn1YWP!hrn8&B~^%O_!E7yZRvGQjMuv zzzO$#{_3n6CLzu&xcHft(!=&>0;kEPg0b*()GGM`*P;8*S6*A$Gcm_!A18k$#sZ2Q z37W?CBw+EJ1bbd=C4YU-yI758q#q|^;a|1ok`>RQB8PJ=xxl<ov&xVbKJEPFutB*YsgfUm=EmOzR!*eVVy{(w$h9W`<3tsqb9Je3r(PB-ZGHGTChC zH0N5m1Hb>sHHs&JLTwE=d|qr?u@j_1mjTKn-Gw=A7&^CGSIxs)h*nC?wxPF))g>PA|cjz zWi@Dd1fa8o3k{z3mjGUT1>f0PXKOk*Ln)L72TGQH?0|oz_2nBP|Iqwkwcxck?&JjM zPLaA*ZQvxv6LLlqG7Ol(o9M>omzvgBT3GoAfBI+5I z{pmz`zIMm=FBteGiPtOOB)d=ihCn^mde{z2c+y5o#fncE0g7jhh&P=_y>68zXGVlwywp0zQ1 zC95i+?7Y^Fi6;bXZZoAsMs<;WV$>viE4^r5$6NM z$7;nBK7GV$IxY}B{Sm*_&-1kui24YG=C!MJ3~E;Q{rnNEq9f|Wn1w)h!r2e*;>Akp zY~vIWOe$UDVUrY3dKxY=hv8wF}O}9$Ea;`5pJyuCy%CJ?0P5`~$ zZw1H7KD2lZ-HNq-YoU(qefJ}*dXkKBQsI=(StM(;tas;rF}ss`X90Jz|UAuS%T z5M4N|D+zY*d^=W6Z(B2ziZEWA&)PP!mm&ANlE41omaI~mFkO~tLLNJ=NuHrGE(G_2gLKfRDu-Po)m zZX+8iXW1L*Rd+|D2lo*psu*K?xA-)xE38SP6DW{OXECdaT|n@TqpnG+Cz)pDz8<$+ z&+XAhMUw}Kf6kR-$xP&a4AX2A*FtX@QN?SYf6Z96Aqu%6I})91l1$iOrbD&Rw0(@C z`mGh8b=5zJRn1JYbnt-GFqtQmll{15ujo`7m_ndI!MjvBUhcLSq=xy)=Ms<|1 z{th3IBs_g&bX``dLGQWVdhR8xE-5-Bu7JfwZV5Ln@HG68xTUs>$?mR&LM8vgNvtA_ zso%vJcVGtBX*y5DH&B(~F4V{U){1}q%4usuG-ia;C`2KX4+MWro<$VaO{O+AXuB3F z)$u=_AFFyh;?^81(Qg%Nyf0Q!m_1nzrul)wZ|y(ew^^Ndm|CR^ay%jouZ@d>wkfFz z&u&JY%n4Lp!IN*z>dG)gnk9zf-7LicS!8P>B;dr>jc^@kQ#N}?_Io#b@S0OLDKF3R znBolD)`c|wO0ko(0R!FW0h*R41Ta`ig!|h9Zk>7Mq=%gGyw9k zT6wY4m&K~ekg9=I%-&XBY#SD(dFlIG*i4^~)q>aV-21RtHTVH8Ekvo+9zLBYQeV3b zuB~Kmm74oiZ)J7M1=vTZnGy?qsVtMhcW{Q!Ca)_YnDs)e4^VckhZ-jU2Dvb~t`O zdX)Eo`-rk)ZhXgj>Z;E=>?BsTo-G7Y2qbd1eu2e15>J|cL!-FB!u-~~=UE&7@G4fr z@Y5o(DV9}WcJkM7b1XL0tEC9oUTi^^?9ESQ6$vM^i?&4aE>T}K+YTumkWrG+sYqMg z+I#NOn>?FUel?)G9~|68K42V5DVKc)cvT1sIe`N9*6$y~Dz;0Oy6x)0hqexJQE!>z zq1#Kn^Ksh(jTO*-lux z0U=v~Vz%J0wFz*5e(vur^Okut?>BZy(}T_#kVo%-|G)QJ?(Z(&`@O6;;9ne9JbCCU z4SONEQ~!dToptAZLaLKapf-o$$MR^=dwEHq!c`sFU~$K0-G(Pg6$OYUffGR-1)n8n zg#3B0gT*TxSI?eZAN!cQNF5Nr!V%Gzx_V70GSJ5fROg`Rp|Gwxwun6CL`dH99a0ZS z$Vx`*;l(0~N-Kr@l0B*gB~4ig37eC#U%NlNPU@h(lk}fb6E_UdbIhxxFUwudK0{)2NTUrWV%F~FbT@TiXBOQC+jUo>QmoM>Ot6gKw{kGc9!f3k5kyt z)gb$e3{^#!dCj>C-f;W+_-JnsIEd1TTJxNEVdCfSn-H#S4cImmU z6~;$?U-&7i&>ad^E#}f;(bvS-oU;e+`eRZ9)DdyQ;i#~P3xT5n@nf|xP`DWnMjj?( ztXE=#=3Y;mRTXaJ5 z4b`_ zl%uu(foM7Ch<*Y=%NZnE_=0E`u@d~sYAsRqfHRwc9Q*Zg_YbLPNyTzapiK*+Ew01L zz~}(8j#Sfj&Yaf=JepMFIVc9tZH*HfrLkeo!eKz|3(4CXdHc2VSNYuGr>Xzb5;%v@EM2nxi;d|@i`}=_cP)y z6BE)8$UKnBld5lv{i^notEC+khCMb+%s_^v*(G0qmw9+7@Y-WRZ5xz4id7EAp@4`R zgiYyB@z)I0*B^bFRAr{D>*z0F4*=S;UBt^cZ*u)Q2#=>K#*7-i-GBXIQpW@Xo!IE} z&Myds)@=tv3LC&QuXdq4oqO6lP0)Y z!iGZfz3O3Hj=knQb7y_*^Xp={_^cRK8j_MKGHPBUffAkG)QJv3Ymu6BwoVU(R2)>c zYQjy36NVI0*+K&_EeVA0($tT$>5x1bhW%9}{d(b}K=0jau`Fie1P!jBEcQamK$kV>u* ztmEKFd6*3S+VP~9kt$;p1u)o5+_7O9uvq~C^<|Ev@~DCqW6iL$y1#OQRO(c2U)mwn z^a~FGdFqaWMI%UVB-S(Y1)V>*Pe_%>lQWVw@x8GM)2}okj({M-23F4P!Pas4w@Gze zLu*HUAWayk1l)ow1L?$Gjjnq8GxtE(6-%T>O9}V&K=1`=cpF#;5GaXiR3yPrk#a^k zR`DDE(>g=SG2q1Onr>&w<+{NFVT>;anY&Xv6k0pSH@tb8R5mJ015HfyTId&g738FD zQQAXNfET1*;u)u)`^qhF-k5u0zw<&;)u}~s+2BM% z`~ zKS5U=(Db-r%s{X36Q#rXLRl^Sowr)u-*{GY zX4r&p{p>oBh^V&I7KR|V;Sg9k=ao$ex(B~!a#Qc6oD=(~2a)QyP7347q1yu}k!fwk z&A2~d7xlBz=q_&tx_fUURefbYT!v%@sl!oW5hRF$g~3xhp@(F$irZ%j=>C%zt*hLF zqvsQ=UNEnC8cC&H1c;;zI0YsAK!zsl`pBt}8bA?K%E5NW%Ax8%7s$ecA|whr=m#^9 zF|QqctPCj)fp-A`6rwR!I?EE7i(XfbDWDZd&9OB9AjTTSymGtZV}W%rxoV`~iuGRA5J4THXB~D}Xp$Bs2_1|7170^%hgR5GAOmbeu zWpq&ncLGtE;)M0(#xlP8KvFq@Q41mYOsZUtJP+?1V#&%40^O$7${1_Ml^-KD@b1xx z6?uKk0R4@b5N~;e31rjdI%Bmme3u}f!I8QmXb zX=>v(M03lS1nFDIXS2viPbqsH!PN`67CS2=PWUg~vB(Z_P%r=}C|Lpqw{AYs$wfbO zw~Sr`F|Rpe{r&$d-#{R^Ztk3M(T=XMO#TNOfZ2M1;p9RvaED zJc{%zjjH~R?#*TryygudRf9wapVMVtT?;(+3s-F2dP&1#bx zjQi?^W4{XV@R5)c#D2}WVgB`VNEHQ&wn)+EJam@a36z7Eztyqap$p7QWYujt-^I@zp85G9fN)iBN~Mw(!4xX-{;(hZxwq}1WXeIegF(u?2TWb zjgh-Rpp&7A`Z8h3+V{D8x)wqz0uL^MTra6n#w##p)JpoH?p+8euAMOh9X}WQ6)AJd zZE#oEE@2VH4WlwlO+ECQ?sj>nVE6YA ziV=xrPDzpi;{>M(8heo~ah)L!-GD|nl4qGdOy_%ItRr}L5^f?edSlVxGuVIyq!b)L ztg&Q_HN%4Myz?ETs-_aM5h00SVV}zds$_C68u*~v7l1yPy9e$+Mk>fyTq(V3!r21> z%h6>cibDYSSy?o0-fDH+{wh+1mr!O%6h`cAApBTIN;h>$I8HaN?Ogr(o`PCTPpXKeW?)%TKYYiwuz&9KLnV??-vrk`vZK9K5%h86(D$Zc%yYDrms)2=Ph+`Fz zC&6d27AB(nDI5WhuEf;Z{$0@hIW{4O9TPO;Jrd_kLiVxfyO!a(LevC4ikZXg{T%0Bj(p3@VvE2s`d_Sj9OW=U1IreQf%tXjyR4G3^WBX|ItUS`o~+yyzl;kzE0q&l0}A`s!y+Gdy?gdX1Af}24- zcj-1%)H)s*Gh_F$!PwC-SYnpS#~|FWwot?APv_guk&0lQLG9y`(Yg&eTah{74gf(z zFv38@YGqV0-u@?~;=EJ(6nsGu%Lshdq?jrH-eHZ%LF&JiQMb|YxlfQ9gQW-LbNL0q z>!3QCcHz<}-;**L4n2^uTAlBES4agU0yqPE7a;-464hnB;eN$!Bj+zjKx)p-{l!a) zokXvM0tk$H7-Wr6C#tMdic%{FR#@V7$f(=socTJbZfBN;6m;|@htz@naUP-zV=uR3 zfHM-S)jryz`-y)>Dxe6?l|a`=L@(6}+gTAm9AMQz*u)HE*jb&g{|Kp=TBEUFVDe~f zR`;lC{?yk@g1Ax_IU4alB&@dtcz{WMdr`2vm%WMCBD&{*XTSjD16NVSxk4h%VVnGwC7+dmb}s)R-WXxNlty@^26(@Gh! zekxoT=rDjJ_?4u;#t ziH#5;lp+`$>S9#Rcpeh(V}@1S{iWBFIwralR;x>z)Cdy;WC%il?g(4l zUbIdsq$-eF=s$Lr`iD^1i~`+KbTt_pEAfzI?5v)-N3T!1s=&QjZwfTb0G12VmeJTxnSvZ=(3s;i&^(ln- zXNE{M$mq-tfZ)(b@CVF6g|Pb@uhOUhO4?cN$F;j|eO5?~9(FLLoa@lq@>|e4j+$1# zTqBh|AvH%2{MhT(Bkv5WF668@l0CqcgHlu~8Qgq$u{H6?o!56fF{I+4i1=s_o4_}S zmMfDIgpiSQ7mO%4GS-}%`+63UB&3Fh>{tAc&X(}LF3S7@EZ{N_Y?n0FoEdn?W2ub+ z6&nGW&~VNT6Tv+A51}$$TsY&Big6p}NWFBwkScc1AL?aw)7n5U4!@icq!w`ah@@J| zMrKsmeCQadU~d3*Smr|=;}d4dMy^j^K9&L}FI8M-Xu_V^53Gw1^+hvAu2w=)5e<_A zs|y2zmyKRXw_(N%bpOqRNkx)?rjxM}T#BIr?EFBgqQ=!nY?!BLUURDLUhs5MrO88A z%ksLnlp9+u+iOSxks2YYAXVSz_=a~pfK*XS*th6L>E<2@KUS&$$aYHXX>!WVm>YRo ze<`U@9)phP)F6-04FmPSCA1MDP3eWK+svJH;VmH*xLVFAa+*#-p!EX1Pp!g+`#0-E zYL4}`{GUTAytd`1p=|`^TIN-_RPNka1yCAH9iMYF;bL)pQZx$>qo7c#Vx(XLVXPje zm)Jp_f z0rpk@;)5aNJL^h-xuzKCmQVDvif5Fdca55R{-kJy`jj^S-!k>h>qY1P|@?1j{v zJ6888wa^h}i=27zK2Az&FgJvZ99FbJY}rzG>J07jy1PiVSo$dhBF8Dfbm@+b)R~9_ z8a2_9#6OU;2TnhgRE`jqEVp4`NB~FJS<$3hUl^Axuxj$RGNg9j{S8vbqdTVj7TgrW zR6gQhbRg5u3O{z_<5H*B44u_;#con3kR^z_Xye2l2*xLk4$Van7s?lD$dYRjecXwa zCj)Ra1MD?3U|yANmw_mz?J+e*EqkI^3?e;)av||)gYX+(^p^vVs z#?H#ngk7(FBdLIcs;rGLGA2AsTANM;QRO$Qjbm_%`TNE*d<%s}X@bsZ84q_Hw402Vmh=>toM4o!?`&*=n zT1w^$WJffIr@l^d{I2xRy{ggV8Ma*_AQ0ADg$7BKzHU8!N5}L|1G=A(5DYz&Zpa zFjiggMOJa{YIRNj4yoo({LS}vePa;gzKDz|Xq)0C0hgCzZ#g^bHM}^m7NtLt-w)iI ziXE#3R>a8SFQe+AVysq%rP=YReWWTek-OQeZqq5yS|CuhVi_u0m>W2EQ~!dD&hH(+ z_DWKb^ea;e7naQyRGOlXoI1%vxN|s=lrhOU1;73LkQ$wLFbAoQBbpV%b2ZI$Uq2Eh z{zvG69I0P_C#gckNLOIVVrSu0r>=rZPBg+D(c7m9W=PG5JYDKp*QCQ$!fppg3{5Di zD-R>Mb6|*E_aSnE%+LCXo9{o>9gObUuQ99UphM zpfRAi?SW{DQHsAZw6QY=yGdr$p{MtOqyoDm{?iU6tm5G1Q4=GYBe^bYKKA?04hCsH}!q+aY6FLi_oT*XLka(VQG~u<6B2~0WJsE6ySQ#<|_NzdYT)Yx2 z@gEFDu?O1E$L_xS22$lPwBAvBP8rw(P_^6-Czctgeor5RuwOHFR`=kSNOkR_H4A?2 z*jZ60AL#uFkOVOZ+as6br{_t$4c~1vGSUbKoLGe$^ng4M5=3Q2jw|jMW6iNLUh;;J z8UTt(NurYPCjL4~9bz+x7WEWYs|SHd zu{7VgpH$N)>AF`B3_B}&6bly7+8PJCZ`{8r0-X_g>VEI5NY!Ekg@M$*1D4n%5i)6O z;#3Wd+RDQzR-6+hyVcIZ#iPoCtsSHpr8pt{2q0i^u~t4)2BTP%YJrAwN0x5G3{Cj5K~j;(1u?0hXhifVF8yNU3qaGfgODe|=B1^_3GX3}i#ml7VajOf?LlKDZ zo7bHEdhJ(9l|2virx2uh9d=mx^??9pA&vTPogGNc*aIDpJWZ;OoWY!?beB{~fA^Mq zQ8C{X^J9eH5OJ5ByWslok%~c!zVhV*QyR(kC%VZ-i8qC0l!HB=|HfoD<7{(ISYgO&zj|^5(Vc@M}l~ ze1%r`y#rGkJgC@$g2Eb{)b_H5akg@__UG>isZud$jnW!P$C`^#I3>l*vR<-LxE)B% zvEE+&8B)XSgZERfXRP6Sin}Pd(1#MFSmo(pM00Yq_SNqq6{(FR2Zi8gzjyqPLA5yv15rK{dbZXb+xA09zmn3!qfEE-;-n{m_Y=l(pF<}J+S|Xk` z7>G?I&E{3A06Dg#PuPSxTKkSKk_s(06vv9G8FrQo-gZP_<1QV{Zm8sp{@vbn_14UPst{z_&s>vUeR4+Ro5F_Vq*$fC|HpQrfuBZ zIozKsSB2ClvvCTdyJ;zw5w!anSO^@e4n$BzYKGSC{@B||g&+;^m{P`=f#?&(!ivZf z?~W5&>Nt`U&ssYaQm3qlXpT~-xVNIf##klygt_!H5=6?|13fR8By|+N)AEZITHGjw zfw0tkA~pRJFrUh1L7x2tshDikoxA=FQ*Q?@mo-Z-p<>=R;$AnZ2`;mnO#)^oZoy8{rU{{OY ztIkM4jIrj}gm;<&B?L-0B3BkMO@nh{gSl9DlM#m?i1ta%iR>S}mQ?UuTrOCUV`l+S z1!kXbsOR4(HqlAccbQ}T+#i!l6~W-ZBn9d#YFOCXMy;ubVhDANiCZ~m20rlwQiTP@ zv{^)=E$VF&Gh0~jScAgjLJ4oI8CFL36K*9nka+e}m>Ut);%{l7tTHf_-AV!{izw&b zdiZ14!SdbNLWElG*;yhxa`Nyrf{x$=nssW%XRJB<^-cRpg&vlJMk5=xwuT#`#!wG5 zSQv1c#v~@ej2Y;7h9f7a?#2y4#*wlX8H%e7gA*}%z*fQXhIP^WK6LKbO{qi4SyqZUN4Io049wt z%F2|&9uRyPfm&1G9tGHwgK{!)wsLOn|2Pv;Wi#P?_{GktODv=YDvJuw3rKFsbQE z$drlaXG&DA@D9YaC8kD$O;d{3RU0#qGuGdJ38~^P!N~_UV;Yd87%Shf-}r}mg@~Ym z^2WORYtJE7Ta6(13c^;a6?wyP20a2SNI$)0VdP_HwT~_DdEi?}mCKBvP=IJz@WQ3( zjyfEZW+Z~G%b`? z?1A>{jJj?=NNN;XxnpH_tX4R1aymgE5EuMIEQHMwWxE zjoSm{FRTHsdYpocdENbcuMMg4f06Y*fHfr6Y!= zmLOKx9&S!}Y1JM$(xMzZIZ#pDQ2KNKM^Z+ExR)4KDkSZ!m^{zyJ>c8;^}9%Ecy{WXH$O%JAZLf8!CPPKXJ+wpKhn}&{i-jeRawT{w^D0IZIAylBezh1*WT`U!t&UUd0Vsjt z0J;S&I_oX^L_zCgx`It{9VnpAw2Hg;zJXNdJ^JK11rf_|tj54e0!fAA0kjxbXXa{s z-&he(iJb|J20N*$1y&5yXKaK?&GOh;sn2Ofw7l!t&m$E@fT}1NzNm|f!l+SI0XP~l+>KTg6}zYUs6X#dub6f5ZUtpLfcZIXC@@RoHe=Lycy{J;we(y zvP1j=StmP7@FuF6EuQl6Km~HgV!!6h>to)rJ|!>`#Uw&_VQ>eS2$#L`81Q(`D3;C? zdCHL5{pBx*R1tW?)EmT=tf+#1jc}=;KI#yO$&}^I(1blt7b9W?DqJ=Lh{VjREN_5) zq)(NYs6JPKm9%#II;-nF-zF6Ya)4BsTjB#^+I$#ptp<|n#BfL{_BO8>_CWW0L#kW@ zz0C@Vt}}z&PB<6WH!~qJ^1V{1q-J=Woj2?bslFuc4g3vGtV$lfq5K){`Cje@Ol45r zXKBK>xwpW@5W|E&6l@WApUo?aOWZMR@bTcN$dvl=)phlBYzao7BriKFqB(f>-G(3u zLt|>=N?C}Ud41nINu^2qqk*!VgF99hIXEk$YJs!p3XlZNTdkg>znP?th6AUcml+81 zTPRbT7Cn)M&(cYWg(Js1K6^t*Wm>1cIFaR*Bd`ZVwxp?gYQW$T zaEO@NuQ(UXtHP@xNz*`l;d2lDn&WdnesNuoi9uGS;s+WrW`J*qRX7R*@Ex)dguO}4 znSoP3Mk;$K+R##nW`Mye1tU^ANb6`U+fN;4vK)0@CKKiAra-j9kR^4)*trsXGW}Q( zQR2t;2n#;LcImkN7f1yniJT6ePr4e-u6Pz_b_BdCqVT#Q=W3T$0+iSpR=l`p+|Gj*b1~$y3KpOrANj|M>FabBkwJubaL&dwzO#arv6H+5Pp8 zpZ&spK5=Kqu3ho7zn#a4C`+A~UY*{xYxnN>`9b+ljHfI9XLR}Oh1pf_URy5Sc42Au z%yRMknbpOm+s29)jAn6pdalh65mxhjVQ*nWLg5KD|FZAmg_$SDtMfm9%h>}LS8lP9 z`g+fulgB7Yxu?I4dDuNMdGhqBGtYS1#L+XOC&r(4r+jn2PI8&TEIXhqQvo;sIBRx`ju5n}` z?B4sAO(x^-aya!TBEDwj&yV{{-GRDgxwy2ryxMSx-v5%fed@738b5=r9=Yc1nG+XJ zq{p8zTfDirymx$UdD)WgwGwOAc$1@)=DcQ)@2Vf_^>^L%yDxpzu3hmn*8Y1-@7o*a zckk5nSu1~O??mz3^xE8N%R!KS!&OhYWqz)3vADc4ySPv|TzGunzTU?diVJ5KXJVuJ z#pzQ*YL9=))w`}L&C}kCzUfNkk;8lX_Vw>6T)nGs)rI2pOmW%Y3Rf9M(THZx%@${_ zKDAbSa$%%!?eua%IB2lYci>Qe|Dgkeh2tkrUA4dNqw#F%n_M?NU%dMC!c7Z{H!obZ zzvg#dw7>eMt8QGJxs=`*gF3&wxVBW7o4&C)cX&_vARhD8;@{E`Nsqr5mP$wQ@SfSq z5u9H2_4gEJ7nasmPp%sM;XUP-?|QE#zOXvG8X}rTxjMakzPP%{KkVOHLQ*)l zrms<`zO+Hurk`mg_jqyn+~V^5^upOiBe$|4rukn=GOpSm3!bK~Vd>|mm+II1)bjMg3Y}S;sVw=CV`G%|QgJyH`R0pG z%D(w!lFGZzBcbT4&y+_|zw4H!m+N1B?ex;p#%pWlDUS1|FW#4AlwW#kHeD(;&+RGf z~-UFi)U|I+3Izssr;Pvdu}^Vi2Be7{u|pX{s!C!wI{*xU&JRE}t#d zFIW;*RT*21C?0JXQu*NSXpL^1T|HlHxU#kwOWj^BJ=-vtu_SP3)6#g4#@pfy9p2M; zdY)YVMg7*T{I<1IgxM3;0~ zvuxgw8-9Li))ks;DW5L?soeGcv*A;IQ@J}fmpHmGJ$GqkmS(N{(;%_(scpqozgoS# z265F-Z7FYb=3*E}GwC~3A4!617N@ltRXNA?O0hB>HMiJS`}xMW1uMo(*$j)ztMW`bD$N_@)Z$WM z@m%#&m9KH4I9Hrrp{84HRoj$ZJ5xA1yWmrm$7+9jsP)688EP`Iue)Yq?DUbN6J=lC zpjNnE)dN-)*m@@0xO6M?QBvl0I^j&H&RR<}?%c}fTg=}{p`4iJzC(qQtyI}&8(X9H zZOWLtebtJq|9hkG{aaspz(zni4@wI|&nTjTT5WFQ zB2;E;6O~!#LpOQ{mFHTh&hnS2iKuLRf%3ntMF_YYky$ClhN`zf^IewSzg$1z)%o_9 z)mV=efdzrA`uTV1l%-J0&fjoB&x{^Z%k<>D6e z(c+ptUYx#(MLsXQSvVb@dR0X09kQLzR$1!Jw#e$uHI}xxpj)8&#Ug0Dr^Wu*sc90? zkiy9e#o}spf-5Vq@lUPSt}?lmIA!J8^6wkBVe2{D-n-mt)^0q{F)iD3Ww)~Y@q2l? z%EHUu%*G}wYu>O9>pxQ6F3l&f#g3aeFFNElM5PGk{(94}`ulwgbLXlHb9`}Sb#L_@ zm5fm+f7cl2qw)$Nt(oG&;XSL%YsJkYSPt z$=&K|ZE~XOE`rEWmNJu9?O#sW;ZoA{>V{nJi}wGA-rIg+*RJ@vdS|)b+C*}zWHZUn z{vqUfC3i7`A}$<0)!%ohxBt*U@7C$vnz1*ecuN`NBMW?nX-2dpa+C1>gC*g$ANs$V z8{Q-hT)VHT>EhB>s`+j|$_%&i5jIW!R&3Ty|FM;%=J0w&O!L1q+Hj4a0M|Q9G9~>R zGQhR#UA3HCPR&amCPHmAt}z@_9>XSi;nIt1a=E1hY3-|-8p*n9dTpIYTekUYBvsAV zmanbN0JrNgsc1Q@%3H!?sT)-shy0ZA z<^xHF&^Gf^e?rPrWw_7Aja&Zx4?WG2lIoYJe3ERm zx|6iiG-n%QE#*0Pa*wsna;DeT$FN$ZH5>Ap5{}hB1%In6w>_gi?zv%B9a&Hv1reyE zy=C?L<>~1Ylh+(MdFsToqWZn%M<3Go(NaXS;fde+jiCqa^U3&mWQ!-1wck{{v@$+7 ztCF`I`#iR`sx)*;Z1b{mIJq`pdfCcl83Q{Df4;cTFtDdT?*&UwF`)Qq8d&*>^1#YN z8lPT@O8m)%=^NEVUKaQq<0${5k(%8!UQtbd-B#5M+VXDlNPCl5enBbhyye&)*7%~CwfQA6s@cVciG0U(pI+xbGK zU-czzjPSvYFFUukQfwI9l|y%SJ=y2t=ZZ}~-`==FbQ?ozIujRI9ZN$EgZj+3reE0d zOq8E!Z&;-dw=uA$xq|tgZy45hAMnecX*pNv^X&~PKHA2R9@MxTVF=Zq>gRvspS}Da z`&j%ue6x?YH=wYnQZ{VM4d1kO_eQvAam7ZyPcSq&$K(d(#P8vUehTEBc^`Kz3HP@^t3z$@$vQs<&$lUr%8i{^&pI0 zrN3zyoPAdP6Vx4bcT>}|<&oBZzv}b;a^-d+n%Q@1AAdqSk8eAOCQY!swt!To;hVql z0ZYRzH9`4__Ex6!;WiehNfWG27Z=W}s%se97w`Tr-*35>tIxDIxXQ=d7+%vQ6K;FM z(7tuwuU*#il1ZO$b6C~t?k$yi^N`>k8;10i>-RpV^^oH8Z4N0QmD}GlO-A3v3rpVZVPq#6)rVVy+Zt?skgZu6cKk+LqH(2$VHb+-}MH|Cwn!3%Y zglaWHlf7Jdq&&FRs;J3aeCElcr)adZ;5-dG=oi2L-+p?)TjQtTr%nmhKGxoh)I8C~ zq%_?i@Cyy&yW;Jy_-@M^BtG8WxT=&KTOPTl3E0*F{o3;jF9_DL_<4Ne^lkEVd9+8T zS60KXotRy|Z1T|cH!m*Vbp11f`sS7+Cnv8j2e7Vh8te1c-|+csyd{3_ +-case maintain +-slice_utilization_ratio 100 +-dsp_utilization_ratio 100 +-verilog2001 YES +-fsm_extract YES -fsm_encoding Auto +-safe_implementation No +-fsm_style lut +-ram_extract Yes +-ram_style Auto +-rom_extract Yes +-mux_style Auto +-decoder_extract YES +-priority_extract YES +-shreg_extract YES +-shift_extract YES +-xor_collapse YES +-rom_style Auto +-mux_extract YES +-resource_sharing YES +-use_dsp48 auto +-iobuf YES +-max_fanout 500 +-bufg 32 +-bufr 24 +-register_duplication YES +-register_balancing No +-slice_packing YES +-optimize_primitives NO +-use_clock_enable Auto +-use_sync_set Auto +-use_sync_reset Auto +-iob auto +-equivalent_register_removal YES +-slice_utilization_ratio_maxmargin 5 diff --git a/projects/hpi_reg/ise/oneshot.lso b/projects/hpi_reg/ise/oneshot.lso new file mode 100644 index 0000000..22de730 --- /dev/null +++ b/projects/hpi_reg/ise/oneshot.lso @@ -0,0 +1 @@ +work diff --git a/projects/hpi_reg/ise/oneshot.prj b/projects/hpi_reg/ise/oneshot.prj new file mode 100644 index 0000000..3d6f1ca --- /dev/null +++ b/projects/hpi_reg/ise/oneshot.prj @@ -0,0 +1 @@ +vhdl work "../Common/oneshot.vhd" diff --git a/projects/hpi_reg/ise/pepExtractor.prj b/projects/hpi_reg/ise/pepExtractor.prj new file mode 100644 index 0000000..6fe7e10 --- /dev/null +++ b/projects/hpi_reg/ise/pepExtractor.prj @@ -0,0 +1 @@ +work "../Common/oneshot.vhd" diff --git a/projects/hpi_reg/ise/system.ucf b/projects/hpi_reg/ise/system.ucf new file mode 100644 index 0000000..02abe8c --- /dev/null +++ b/projects/hpi_reg/ise/system.ucf @@ -0,0 +1,112 @@ +# +# XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" +# SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR +# XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION +# AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION +# OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS +# IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, +# AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE +# FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY +# WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE +# IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR +# REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF +# INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS +# FOR A PARTICULAR PURPOSE. +# +# (c) Copyright 2005 Xilinx, Inc. +# All rights reserved. +# + +# Bus clock nets +#NET sys_clk TNM_NET = "sys_clk"; +#TIMESPEC "TSSYSCLK" = PERIOD "sys_clk" 9.9 ns HIGH 50 %; + +NET sys_clk LOC = AE14; +NET sys_clk IOSTANDARD = LVCMOS33; +NET sys_rst_n LOC = D6; +NET sys_rst_n PULLUP; +NET sys_rst_n TIG; + +# GPLED 0-3 +NET sys_led<0> LOC = G5; #GPLED0 +NET sys_led<1> LOC = G6; #GPLED1 +NET sys_led<2> LOC = A11; #GPLED2 +NET sys_led<3> LOC = A12; #GPLED3 + +#NET "led<*>" SLEW = SLOW; +#NET "led<*>" DRIVE = 2; + + +# Dip Switches 1-8 +#NET sys_test_in<0> LOC = U24; # DIP SW 8 +#NET sys_test_in<1> LOC = U25; # DIP SW 7 +#NET sys_test_in<2> LOC = V23; # DIP SW 6 +#NET sys_test_in<3> LOC = U23; # DIP SW 5 +#NET sys_test_in<4> LOC = U26; # DIP SW 4 +#NET sys_test_in<5> LOC = T26; # DIP SW 3 +#NET sys_test_in<6> LOC = R19; # DIP SW 2 +#NET sys_test_in<7> LOC = R20; # DIP SW 1 +#NET sys_test_in<0> IOSTANDARD = LVCMOS33; +#NET sys_test_in<1> IOSTANDARD = LVCMOS33; +#NET sys_test_in<2> IOSTANDARD = LVCMOS33; +#NET sys_test_in<3> IOSTANDARD = LVCMOS33; +#NET sys_test_in<4> IOSTANDARD = LVCMOS33; +#NET sys_test_in<5> IOSTANDARD = LVCMOS33; +#NET sys_test_in<6> IOSTANDARD = LVCMOS33; +#NET sys_test_in<7> IOSTANDARD = LVCMOS33; + +#NET "sys_test_in<*>" PULLDOWN; +#NET "sys_test_in<*>" TIG; +#NET "sys_test_in<*>" SLEW = SLOW; +#NET "sys_test_in<*>" DRIVE = 2; + +NET sys_hpi_a<0> LOC = U22; +NET sys_hpi_a<1> LOC = Y10; +NET sys_hpi_a<*> IOSTANDARD = LVCMOS33; +NET sys_hpi_a<*> SLEW = FAST; +NET sys_hpi_a<*> DRIVE = 8; +NET sys_hpi_d<0> LOC = AB7; +NET sys_hpi_d<1> LOC = AC9; +NET sys_hpi_d<2> LOC = AB9; +NET sys_hpi_d<3> LOC = AE6; +NET sys_hpi_d<4> LOC = AD6; +NET sys_hpi_d<5> LOC = AF9; +NET sys_hpi_d<6> LOC = AE9; +NET sys_hpi_d<7> LOC = AD8; +NET sys_hpi_d<8> LOC = AC8; +NET sys_hpi_d<9> LOC = AF4; +NET sys_hpi_d<10> LOC = AE4; +NET sys_hpi_d<11> LOC = AD3; +NET sys_hpi_d<12> LOC = AC3; +NET sys_hpi_d<13> LOC = AF6; +NET sys_hpi_d<14> LOC = AF5; +NET sys_hpi_d<15> LOC = AA7; +NET sys_hpi_d<*> IOSTANDARD = LVCMOS33; +NET sys_hpi_d<*> SLEW = FAST; +NET sys_hpi_d<*> DRIVE = 8; +NET sys_hpi_d<*> PULLUP; +NET sys_hpi_rd_n LOC = AA8; +NET sys_hpi_rd_n IOSTANDARD = LVCMOS33; +NET sys_hpi_rd_n SLEW = FAST; +NET sys_hpi_rd_n DRIVE = 8; +NET sys_hpi_wr_n LOC = Y8; +NET sys_hpi_wr_n IOSTANDARD = LVCMOS33; +NET sys_hpi_wr_n SLEW = FAST; +NET sys_hpi_wr_n DRIVE = 8; + +NET sys_hpi_cs_n LOC = AF10; +NET sys_hpi_cs_n IOSTANDARD = LVCMOS33; +NET sys_hpi_cs_n SLEW = FAST; +NET sys_hpi_cs_n DRIVE = 8; +NET sys_hpi_rst_n LOC = A7; +NET sys_hpi_rst_n IOSTANDARD = LVCMOS25; +NET sys_hpi_rst_n TIG; +NET sys_hpi_int LOC = V5; +NET sys_hpi_int IOSTANDARD = LVCMOS33; +NET sys_hpi_int TIG; +NET sys_hpi_int PULLUP; + +NET sys_sace_mpce_n LOC = AD5; +NET sys_sace_mpce_n IOSTANDARD = LVCMOS33; +NET sys_sace_mpce_n SLEW = FAST; +NET sys_sace_mpce_n DRIVE = 8; diff --git a/projects/hpi_reg/src/hpi_reg_top.vhd b/projects/hpi_reg/src/hpi_reg_top.vhd new file mode 100644 index 0000000..c148d08 --- /dev/null +++ b/projects/hpi_reg/src/hpi_reg_top.vhd @@ -0,0 +1,117 @@ +-------------------------------------------------------------------------------- +-- Company: +-- Engineer: +-- +-- Create Date: 17:07:37 11/13/05 +-- Design Name: +-- Module Name: hpi_reg_top - Behavioral +-- Project Name: +-- Target Device: +-- Tool versions: +-- Description: +-- +-- Dependencies: +-- +-- Revision: +-- Revision 0.01 - File Created +-- Additional Comments: +-- +-------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.STD_LOGIC_ARITH.ALL; +use IEEE.STD_LOGIC_UNSIGNED.ALL; + +---- Uncomment the following library declaration if instantiating +---- any Xilinx primitives in this code. +--library UNISIM; +--use UNISIM.VComponents.all; + +entity hpi_reg_top is + Port ( sys_rst_n : in std_logic; + sys_clk : in std_logic; + sys_hpi_a : in std_logic_vector(1 downto 0); + sys_hpi_d : inout std_logic_vector(15 downto 0); + sys_hpi_rd_n : in std_logic; + sys_hpi_wr_n : in std_logic; + sys_hpi_cs_n : in std_logic; + sys_hpi_rst_n : in std_logic; + sys_hpi_int : in std_logic; + sys_led : out std_logic_vector(3 downto 0); + sys_sace_mpce_n : out std_logic); +end hpi_reg_top; + +architecture Behavioral of hpi_reg_top is + + COMPONENT oneshot + Generic ( mode : integer range 0 to 2); + PORT( + rst : IN std_logic; + clk : IN std_logic; + input : IN std_logic; + output : OUT std_logic + ); + END COMPONENT; + + signal reg : std_logic_vector(15 downto 0); + signal wr_n : std_logic; + +begin + +sys_sace_mpce_n <= '1'; +sys_led(0) <= sys_hpi_cs_n; +sys_led(1) <= sys_hpi_rd_n; +sys_led(2) <= sys_hpi_wr_n; +sys_led(3) <= sys_hpi_int; + + Inst_oneshot_wr: oneshot + GENERIC MAP (mode => 1) + PORT MAP( + rst => sys_rst_n, + clk => sys_clk, + input => sys_hpi_wr_n, + output => wr_n + ); + +reg_in: process(sys_clk, sys_hpi_rst_n, wr_n, sys_hpi_cs_n, sys_hpi_a, sys_hpi_d) +begin + if (sys_hpi_rst_n = '0') then + reg <= (others => '0'); + else + if (sys_hpi_cs_n = '0') then + if (wr_n = '0' and rising_edge(sys_clk)) then + case (sys_hpi_a) is + when "00" => + reg <= sys_hpi_d; + + when others => null; + end case; + end if; + end if; + end if; +end process; + +reg_out: process(sys_hpi_rst_n, sys_hpi_rd_n, sys_hpi_cs_n, sys_hpi_a, reg) +begin + if (sys_hpi_rst_n = '0') then + sys_hpi_d <= (others => 'Z'); + else + if (sys_hpi_cs_n = '0' and sys_hpi_rd_n = '0') then + case (sys_hpi_a) is + when "00" => + sys_hpi_d <= reg; + when "01" => + sys_hpi_d <= X"AAAA"; + when "10" => + sys_hpi_d <= X"5555"; + when "11" => + sys_hpi_d <= X"1234"; + when others => null; + end case; + else + sys_hpi_d <= (others => 'Z'); + end if; + end if; +end process; + +end Behavioral; diff --git a/projects/jtag_test/ise/_impact.cmd b/projects/jtag_test/ise/_impact.cmd new file mode 100644 index 0000000..3114c18 --- /dev/null +++ b/projects/jtag_test/ise/_impact.cmd @@ -0,0 +1,27 @@ +setPreference -pref StartupClock:AUTO_CORRECTION +setPreference -pref AutoSignature:FALSE +setPreference -pref KeepSVF:FALSE +setPreference -pref ConcurrentMode:FALSE +setPreference -pref UseHighz:FALSE +setPreference -pref ConfigOnFailure:STOP +setPreference -pref UserLevel:NOVICE +setPreference -pref MessageLevel:DETAILED +setPreference -pref svfUseTime:FALSE +setMode -bs +setMode -bs +setCable -port auto +Identify +identifyMPM +assignFile -p 3 -file "H:/work/vhdl/projects/jtag_test/ise/jtag_test.bit" +Program -p 3 -prog -defaultVersion 0 +Program -p 3 -prog -defaultVersion 0 +Program -p 3 -prog -defaultVersion 0 +Program -p 3 -prog -defaultVersion 0 +Program -p 3 -prog -defaultVersion 0 +Program -p 3 -prog -defaultVersion 0 +Program -p 3 -prog -defaultVersion 0 +Program -p 3 -prog -defaultVersion 0 +Program -p 3 -prog -defaultVersion 0 +Program -p 3 -prog -defaultVersion 0 +Program -p 3 -prog -defaultVersion 0 +saveProjectFile -file "H:/work/vhdl/projects/jtag_test/ise/jtag_test.ipf" diff --git a/projects/jtag_test/ise/jtag_test.ipf b/projects/jtag_test/ise/jtag_test.ipf new file mode 100644 index 0000000000000000000000000000000000000000..9ecaeb8f91045e7fb92e7435a4955c023fc75719 GIT binary patch literal 3216 zcmb_f-D}fO6rVa3E*4*g;CK9(K1kQ~W1_<`)~?;E>l$;n$)FI^?54|>G&Q;H<`l)@ zALFxvkK&8qgW%I1)E7a-H}M}3JU4B#dTWz(E^r|C^!{$n?|j~hcMc7rfqy*_P|9*K zeH$+nrK~K+#GYG+_^qmCnpU+Rgl^UpmHHqA{u{DrTWb=jS@|j@c2zO_ENqgIvNL(S zAT5U=)3G&>%xTxOZiG!L>*S#m9>!?M>)jnx&SR0HP|l{%$0s#Ii399q&H5^DpnzD3X| ztmf-xnb<`wV;KhQ*R84pdOevyz1?!&-_U|s;8;EwPJg5TVsa%Iyh{^~>fi~hK8XT? zV=5FiVVXF4#p8+VWfP)6M&r5Z8CnsKDNZNg*2T2zb`eyhtlHMVqRssKnO=;h4lZ zCSMM|e%2q8ca3b|uF=Pz);BHN-9L8)dNv~21F65XHOCfe?s zOoMBLtf1?o?i0{X{bt7Oy?Bam4fnr3{c-{rGx3`lO>B#NyU(}D1@-tdJ}wn={22T2 z=J%<=0|Nt0E(IW422Ite<*+FPp3hij%_fcmE`!yyZZ{_pS`=aFHm@86OQFbAouFx!t_e4l~uF*yp-AhrV+I4LU@aUT8@EXzw-3FnLR5fmSZN04_1`CIM% Vh3HTxB9NSikHDecvvrKU{sB@$5hMTr literal 0 HcmV?d00001 diff --git a/projects/jtag_test/ise/jtag_test.ise b/projects/jtag_test/ise/jtag_test.ise new file mode 100644 index 0000000000000000000000000000000000000000..909468b7b1c6322d8bcb377f2ec8ee609d51e3f2 GIT binary patch literal 586284 zcmeFa+pnETcG!1%E*@!YIkK%piWOV)kgK9k^W86sW$U}t$EJqeqz=he%W<;BK0M?c z4aq~FbJ*(1?n#^r0wYKq!AJt&svH`q7(yKf^z+R=0=WynFBVv0JUa zc_#?^bFYG)oIibf{!IDeFTVQ4os09|J3YC2|G~#+j~`r}Unt*xGy3hr=TBG97lf;) z56)gCuR5%A<8txGXE@Jn6c$ zPRep{$&k7#Y4WyjvLa3Arv2X0I-SSCjdh;PPhS-2?ZSCr@>XR-T%cM-_6w}}m z!DAGxM~r{@jsNFgzq9@C>+($v`tu7IQ(}%0`k3=jk zSF1O1*?0T<=NI3RF6A#@TEo_P$kU4PWN;#_@}!-nA}RB}ni#Sxs*K@vRqOJhZIYoG z7+#YWN!#~z($8(-`UZ{^)Ax=(KD{`5a{gGb`w4wHQ|qS7ro3${?+ALIOWWmT4Q(U1gx#{oCya}+R||^ z(_EB8GER9>H$~<8T;!`Px~gfqPS_=|g14C3Bu$&T%*JtM)PU8wYuwz9NyF%qva4Ov zK}S-hc~O={ofSsmNl@M*%*XF+9Yo-{?B zqjUN)?L4*))YH%=O(v=?pCPNu@?@COrWssSj$SM?=yKD<>@@UO)-0fIZd~HfQ)AJ& zs!1CeLXL!wEYIFC74VJq;Lw7oQ#vWKrdX!lr3Is^Wz{hYbp=?HH%aQcZ0KfJ@K0cy z+PY2~(YtvrQ_lpj`sYLxSw7X{Jc=$`=k1(2R5FMCR4^1+5nJj4*Yga&J*VbcE6s~rI%xPBj^^lhx zl9R*UJOwOg`47$Pva|z3?w4~~4P}?J;__AmsYfhxNM&|d&S{v}&omqinU`_`H z*$t=~c7S{s=ecBilOZ7eUDG-KeUv3rz>uMslct2?sYshSU51dcSwZ;RIoZnGlng~z zBx%k1a%owQwG5#g=YD8~n7oiVMNGQVIYu<}T~<{2n94dGhlb5>NRw$mILe}tm6gJ` zen4K++I55Iw|vN^vZ~9(Wi#w$&t#quW>m-AjnKy)44CMCW*04*=CT&%88tD}X_gm_ zo2mif7TTJ$Lt7w+s2{M6>>4=&+BB}1GNylUUWbUL>s*#J=?vd0CYE*DC3Ay(HN~8! zer4sAV{V2nsRpzR7f4dYhIamT(q{k&Um(3%HxZV8FU*WFth&FkY}t?38WC+*K_1zCg&vMrNUz1~i__ zlcMSw!o(j#&+IlW3La^y^Fkz~nUUVCE)XzOX<5svhc}6<+0WS2ntBpVK4fE&wM-T( zh6R{8*o)3Xvo>8?&E>%Q1gvQ4v1

Eq-fj3f4l$NZGkiX{g^x!0MC@uN;RYEzmb5 zx{A#YEj*4x%0|>PzcSLH?>n}JEUD{}A*9Sx-=Z9P28N9EY426dl-4y$e@?mz!ppp7 z)mIn{Y29~hIioCAu(^3a!-8Xk7S;laa=_L|(y^_pHqGj^657(PV25C{bv?sH{V?^- z*s}wUX@NGWQC)x)aCZ_MV=dZ}Wtp@s(p%0b$98rV%m%E^*z0rt9U-IBj)l#rST|jU z>@cJAB$G9k>}eef6HbDoXX9$;qC;bMb&+ zV$lg$o1$)=D2*x=(}?+iQrTXs5rfC|t`hy$PX!hWTX)ll$ubN~R-d7J*-F#4&C0Hk zA!HLAV(OA=bTGsl7&RKA8{Oc_8k2JHbJ{muj$%k^Y*lD0Wj@%wnraxkf}W5^uyuW! zRujgW!}w*%uz1?3L8M^b*dYX91Z={t?pwstO*tcFs0sRNN-!Lns$wGRTCnB))D0Dz zJNRKQY7coU^CV+4YWo6pQ_5!4@&9w>B}7cADs4rnmdP|%Ljy50MigLa2h+xiS(wG1 z!d7QxVZ&kUr-*#lx(SACe($Wa8jYKyrRRbTtQ=5JXrqozDV=)sZi789;9mjr=7+hJ zrmy_5ZS$Ca$!h+#6>6knW?fstpqZ7%7LV*;4|Me~q-`dX*P-rNG8LlW_X#Gt9ne4N zgnGgv9EL$g?sB%1ioI=;t%uc&;>@8mXYHVz+J4GJEn>XxNrs(< z7O!R&ukbN#hOFw)p2LJ-bz)iP=weJm48pdlFd77my}UtYkzp|rChWOE_LLkI+rrxx zn;Ec{U5|~OwU1}R_}I+`)&v#Vb|YLv7yz?*7wZo7*|jXlsmf5<^v__hDJr&zx$8y@HQ9BV zi6th+ch-n?$Y#to+#>#L0ML_lRVGUat>ao`jb&If3$qx8EgolEXJs|B4Hlh%^%%Bd z4JA{?l4W6GBIHaPe!%R8x$5&t9He4wvcbVr)-Mv$Vwd#2D50`)=&ZVGaxWoh?s8_y zisA!IHuVZkgnGh?#boRY>9i^5K6UJfr~~%bp+*6u%ttX~dBz-IABrHA_yZ&6ZzBE# z%A$t00#m+a3r{nL@mR}Nhxdwt%IP#mePL1J0^tKB9a;=msB4_Jg9}(&PN)dBWv0Gk ztzqA?>r5=WdB&;`A8$R3BP*R1FwQs^%qzZggW=>{Gj~X8im?Y+UsoLtA1=0&y&tnN z>ER@M)x?Hcu&t(ojUCMOMUFG$rFU#aLXi2gU@{x5A#6;*s!q%~JnMq#0~-)*d`&V> zbIxMGA#eO-fee+zKEd8Bnk2{XV(M!YS6eeKrdo!8*rD1m`)FVYaAoL`D{MC$h8`{C zr=FQ%SH=z=@ayQ*i9a`Da7^st;!@Eo*yak8EJL(waf{25!3;HjOeNEpXRbmg0Op2C z3=WhbU4X4e7mIN+7R_A4R6G;eoa#1rUB@8Vr&*_{H6{QNW`);mcSGv2q3G6WhEiva zF`FdT(J{eHG^6OV6sI@u`cf7?zEF=x(TN2ESeg@~n6L(jOys%4BVcpiXhWNtqwjZ& z>IBd~VbqF%e#t)gzi8ClV6`ezAirW%&47N{sCNPVs!^!|`n7dyQmlaflu@|?`qM@Q z3+UI4N*2&RY1E*A{)|y41Nx_o+6vG=XVlGr{%NB|1@zAtRXL#lfKdSh`e)ajN%I5x zvqtp<=$|)gSwR0GqoxJ)=Zz{J(0_1k+cW_EIin5-^cU8sV1ph9^dDZ^lr*5fXw<-f z{sp5>2lOA|fAZ_sWz`jFh2ow{he_0l*<0cm&$t!DpT-G)%j?-+!Su!H%ZLuMgJ1>V zp0KBsBaxGVV1jdmi5AlrJ!?|(LILr=JOztHI@t=?$h<+#MuPEC^bW7MW*_4BEuz&; z%HENSJH`fxvBqA+&Nh}cQ8FCqPV6#%|1`d6S~OU3_{lzIBnBZNF-(pQ>jz(`%J6LY zmFua(_>ia_4LZp>oWXTT4FInRZO@wzG;Rtc)3i@tG%vYT98TYft z=2$rJPofW+an3O3*u&Wn>ypqBQ8IXkyV?vm?&Gq5)%Y=3T0OD8S`1*KP7F&-o;)8g zQ)eRlx%Ux{Dk47}Q7>kT@Ga)aToY-6yu}1yfEiryw0;xMgJ4vP1%SIE1~xWZTacva zF>HvzjclXK#HQ;4S7|ITi}@$)U1I)8hyM?)6{efRsoi7&esx_F{m2G3?racRv4`=w zgmjnIn4T@h5^f{Ee`;M6nEWHrom$95Trk}*O>hJXeB^PcQt>eP{qnk)2?k?YCxojQ z7O1e{aQKl+qA4kc`MAv1Ke4XTqD)5uiaFecRty;WB(R2?g>Tc<)r{-S?;l%ZNrIN? z$FhLdQY>oBOL$S@UYEUVi$z@iQ5N|;;S&Khc^8~W4UthCQ?eyB23?1Qd#wNXn$U$y z+nIS?ZUlI5&9Xt&@P# zST%izIX}2%SUD-PrpHl7Tnb5WiT{WeBWhU?t0M9Vs%078SrcMrtYpi^T0oI6CYBYR z6@8hL`^bqVd0O9J6ByuM(U%?TQJ97ED*hrWV4i#Q%p`dMe)q9qCe{GLTCC=Irjgzn&D;9q|A^0?-A_?A0%z)p7f-hW!jhD0g7w{X)01{hg;`aF z%E*Z741_IFhdnMm0ll%pmFM@HYh2KbOc45v$PtPNAFCtRMi$OBgwk3f@QWU}u_mHT zh?_JIu~~7kh;I|UM1>6`co27zCJP6~HCZA;DEO{;XAFyQ4jB`?u9{#t!D?cn=`sa> zWsM^E{luorYhm50dk;s4qep%8Z;lhUScf(#J32uIO!8)^ui1?t$;VS{1ghX3` z9&j~lnZ!f8Ou;egO|ol5B#5OlEF!!JA?gslPfn4EO*ee~tMHWs*F=7!k<1ZM0%CcY^7*SCmB$Fzs2Gv=tQ)f6(YkL5gejs1pJ5)5(4N-0_`637K&&tCKj*+CeQ=2 zAju6eBWX@_qG0cC7wz&pk^#b0fVh!JE%ANghQznw1%a4}6_a+&q6hxjH7+$mO>BY? zCgMWCNrDSQ!lvDp>_$Xh7Axbgt=q0Ah>0yiB$*XU_8Xl=e!7_XfG94p(q&jHtcV`^(uHM*$zq_s` z$G9*^npD&q+d5`ckA;@A-%qRo_CwFCe}3JQXR1iUV(2;9)#J@Wx=(93UX(G`rzjAJ@;V*)dCdc zTLndWxIfdb^m}8xcYI50pKhtm@7@1U?_B_5{DVlq zG%D_Bjdzc=)_ZrgR;BIcZKYA`@}BZtsA=r)+`CT=WNZa&;bLpx6}aFk*uq8D!F90U zO1KUd9P6!bAyq-C9DVb3{q#Y&i}zMT ze>bQemABLJaahFWDY$jclRBTuZ0drb4O5+Hg$0;Xiu{DV zjCq1L>Zcm(j_>N9hUM#6{V@EUPOL_&N@`HY%#%iFkj|U)?JTJL=lA;XOdj{|xs^lp zMjVOxp0e!kg;&|VVAnU^53Yn8_p)@Ar8nFvxUaqh3F_S~$UMf;0HfpS?;qbj?mvuR z+Co`yg(un*zMxtK&6|B7olE0=&VU8CE|2FX8}s`&2VzbUs`dbN%Ju+t>TXL(ZiKB1 zjLy{CW7$TC_aHji9z-Yj&Uka>KD>h+qAYRG)qP04+kHsA_YeE~HzULJAbNiuMC~Y~ zY8Y51_WgS|?nOYf=2cWCv(>yF=d_p~W{ z38Yc8!=%wO-yGPP$9IYMX@lPb)4JRP(>mQ->RP9JU|OepU|OfKb+C%9f(1b7A|zio z3H(iWSHrCj_%jbic{gCw&3RtkzJD)*?bdWJj!SxU9}3_KM<|AI2W$i^iUY6~!Kl|} z+#Bu~QQF47GLr~obkuj;c+1kShl}F7ZxRQMs2fJ15;%)g30z#PJk(B9V$*dUIyRcE zyvC<(AFs~pEu>))?15S+HAvSEqlHF;d@cA40w#bK2?I_Y>Z-pHw8v%P-dK(IR8@6j zb>rTxJ5e$5P&y^xF`?11yn7ckH*aDR1+BwnTsuHC=Rv@>{!LKUeuXcGz?wR@0DWNW z^@9T_^suJREkH&B51=nDgp26t)ZO}EeDC(%ENIv)Lb!oaZH61G4OB#+7bxBS*y1vg z713#s<;5~eyhV5yTyf$BmyNFJgM5{lX!DR!=1R{3X`@jf4Rl77^Q{kLD~Ji&y?YT5 zoJn?E)d0G&T7V)91E{VIm_D>Y=_9*~D$iP!d3;6gKy4W92;=y2Gl2qW!e=87ba8Bj znL2?q;j>W(Iu)DN7&A&@Hi^k3iCQEA5F4w&s3X}~8M-;L+QG$@;R+V z1e=Mnh;z-As zd6kD{XM-awKO2B3hA0u?J==E?4czUZbe_lTr3ur>8*=GCLMC%*^ zYwFwrq?)#S6h>{^S7A+^TY!vg(NS$eSh*|>Gh}21?BR?og+0i~n%F^-$urV-Q2{Uc1)K^f)F_ix8( zC)CI&(_~tJNN!k#a{)CC#e>>-zJQuZHSyfzv=eILIXJDtxqw>xw+g4nYT6P!q?J)d zrRZ@Q85Nt%NCa}Txmvu6Xbf@>mlA~BgNj5UUxkcvWE);o;*hW4G|;KL`LR&sraxkl zrlr4ui;D9C7hm)nxR{VEU{NVvz>LI2XG^eIR`~|b)U9QGFZiO1djT`?#IURvY!;sA zbG2l@!$E5=ZwpYwqK<{Fx0v*}^$toWdl!#Zqoy9&4%CJ*4i$|_@48ik()&>HPNU)G z9Xf$D;fnx8eaE=V7+*b6i!JIPMAu5p9SE}Ft~;JwP+R}zJt_$A1dscC%eg!5ID}hT zLv6RzgOJjye5sv(tw|YW@Zjt%4l-)AXv0@WuMA%6 zFF5r3_c+y|wg#&!Zt<=1Wv=4QR~p{n7Dk_x#4EiPD&FAk0^U-^TdH`2d+B@b_(o8E z-n;q!>h>H=#=Lj`*1fF#Fl+CIujY6O6XMAZLIYTF$}HUe;rKgY-f)u%&B4j^%?j$7 za}#>AhI$TK0`xoAI_g@bdJbA;g1XUBH#+Lzl|h2K)ls)P>YyF=zJ9gU(i~iOzBx2c z(x}{SwKS`!mHVyy*ILiY4Oj9luY2iV2X(^ob#Q6>W(~D+&6Rws+;g=wtAr^xT`gY+ zSB7s6(tZ0_x&Q2aX$`ZJRt2vnA-9jYD^vY8%nZI&zSN}S_OT`$(yC()iw55+G--ly z`&g3;Y1L@bq(Z(83k9tqip8EcoP*kc>BpP4K)cgTkxr#vN{-isqZxY`mBR3SCjib#4JN zvhV;7S{bNQx2sf9^7ac?_8^1C#%qv~MZ1SHvU+!rO5E&~-jx8_Ymintm5|zXoF=a8 z8TM-kJ*bUJ0Sy|ruOYR~rQo#pZktOzZT%x%&1#LbOE)fI}d3RCJ$*R)XFF=MfwV(tilAPTB_$YtR}hhNUe-A%ALn) zWRz(#EkIOX#Qlp!j22MSoO@84a4w)`QcXPfIPHX*cn(gha4w+M{;k64v6_U_Ls}VS z6i$!R$f($4>Qy@11!-}nVpTf(xFQh*w)1U8P56R>eSG?1!B-)}RXVRi8t9CK9P|T& z+y10T!?N@@a8Yqy;NpvZ0~ZsL1uQDX3z(6(sQd~x%PQZ%nYy*C?*(6UaW7ydo*0(( zg3ZDceXb%^I*YtTs&sZh+Tqe2kXohl5=tj~S9%lo(s!UXjCO=^e6f0-Wwb(|R?l+{ z%0?dO;?%_oe_r;h75-dhn2VJ;!)*&NL`n1 zxF{%16BrFC?{{sQz<5CUCCXTUXCKlyZlh2{gUS0{+s17X3LhRejl@Hm#8x29C{02k z7|mUqm=lj7Z~5&Zjh!1cg`hN!J7TNt6KNZ_K`4BjRSzC-`duI`%<+&Bvusfn3#64y z3mZK~Gm#cHf-&Z@zvPfnr+A!J4%r0Fqcn2JCTJd`jYF0hG{6u9j75w#tX?23^Xwr_ ztX?3kWLjA5F`9|Auo{d;VO$`Mog-q#@z{jXcW%aLCep^C$P9X~K~23PV+Pm45*yxN z(nGErApQKNccS(}$T3#P00g5R7vAeSPNNzX29s31MR+eELBk5)fW_ou0gFoR2FyfS zOlB8cHo{_4B)ANVc>`wY)3A&eY%z;%fwC|ozLhMv49rj`$PfgM-7n~uP~@QI7A6`2 zR__<|Saw0(s1Ln^R5`GPGNX%Pv&4S4R|l%$&@GUOv`FB0cWs~vSuE_k#b!mO^DGkc zmDQ{-)93n+m)*eeLHW?g{#q}gL@i=JNL8` zZ?|c_e>3!2krO3e&rAOsVih3kP8pE5!vC^cR zM^TTXsHah+QSCEq^(jYDj>Aj(IC!e=_HlT_J05>0xX$!r*LU6Xa48Kbo8WAqR@26c>lua1#+b&Pcx8>5F%D3o@6j2=SAppJ3K>eXFd zn&5v5mK{_PR0GJ&1}cij)EPhqL_rgNN6zZ5f#%iSpvK%o)I|x30pymU0~8$=F!5ml z6de{Y(P2fYDUhK!IdO>6!XAK3n4&`mQFQ20B%Ot1fZ`+r6eTADpow3>OxLBnZmdDc z42VKdm$?UuVX+_qCXPmxJ|QI{OWS#9b;V!fd0MOIiCl=zSke$lS-iZ&W(P&eH`v)3wZYqU-a(> z7sTCH0E=kX%hT_1gpnuWcO5TqYPa|A*ai%oX}mAt3Y~*{fH49sYyq8xD?6}IpZA7a zx5sYd9i)hzd^%Fz5U70pGty|vz^>5WEm;mA4C^ow&j1F`qG?olTVhX83T;o1$;rnnm`+x)@Er1pvVmli5cfA5H!Uj&xVoTJHDy3-q($1B8%z*p

MG^;Zw z?Fw-;Ytu@zW8F2hSen9|em$pL1 zTYRK{8;q6^Yq_tHlO_fShrP5S=r1u-l96+(w7EJT;U9e=3 zwqUaNqsx;A&sL9~KYnm>esLO_zXj^@`GbqA2hW1?aSbXsV++*BXBStepF~hCKtWFK zV+vCK;?cwfX6bPxRgeAjUt4 z1Wcpixz>1jp|xIJYOPA!*}2lFb$O+H7iv0r@cin<#c6Z}Y~f;S;1#&wD%iqB*1>hK z;7Yg-798u7@2no4eVnBimk;AGQ3wN)7>?XPNgkZ?lg)VYI3+?R;PtGn*FHeKJz{8WLs|OE1 z4tMc%_0faN;PB-0=fORV)*#}`=j38vJUhe5daZoo^y!0>P}`%2;Vu5r!xObpu}%0i zI7r%_t9YO5h@Y#NKM6WC(r=gz3WwCOfK;JJ?ed}4r;1e>$HNPqpo@#J_&s_U+_N7& zR3}AYfjZavRBJp?Sa6|97j~E;Az}CA(Zh>N^~*~gvBvd_;F71;u*j5^OLjH=_k*z zLlgzzxw;Rjce@X%_x{O)7iW=SdJw%o52AJyQYH*6TSX-*TRnX7AQ;>b9O8gHeSD>L z1BlifZd=6{>lQ>|(-uTwQ_)2nZvUOYR!(x&VskVef8lSa>@vya$dPrgmOFSyG- zzFO^pX|ymsHJBEj0*DPi9O;yV2r2ItpJ+n6Tmo)LHB1v+w;?tpkc8Axw_IJ zu(r5ku298ufzc-r80|#>PYp1in1EDjE>Y6lHW1e@TfhS#O&v#pawBoT*=Q3$ORrIw z!bll#Hp&Fh(yIpZ@N)GLOZzgiasYUE_UO^-{Do>x0QThJRUFr*$Cyze=uEVED3%gx zATrnuqyg&m6B&pR^$>Wa#9NHmd!=N>MK?}drw+E5?ItkTD;h*|o0Ww1*< zP}DG8pmcKSOb0O8rjJ)<<8&X?(sRs4+~V_kBVvkOgEe(-?){+dqdIO!sJfh@S#6OA@ zZVl7e#{PJpY^rHW+P2?G|a=s@;dQ6C1Z{7rX|;b`LPl z0gGu1LRG}H#$X#YbDO+oIHvOwCKwAod-(7ojDW@<0S`}~Jov6w272Zpg5OgSpw$zc zNxM=|aP}maVm*5ntdco9k43mWfaXhhfJe%W$4ehT1hdv#h&((kn_j|GvjK==h!PPt zczhQzuW1XUdrdp2pg3$Hbbz?mVi;{QP@7;#Z(x>W+ z>~$ISMP7w9b#4LDVYa@=>QVUVq-E{wK}J@<9%N)G>_J9EVF$^sYaG#KxD4Qx5nYBK zd3p`fNT-R$3a%?D3ojCzfqPIJHwDzjBZ0Kdr9j$yxACZ2QSo3U6i{pbRtb^*t)sU} zh~PAi-XtNdT|zvljYk4%W4u7xcqEYa-fcW;?GoZat^HdiM37oXZ z{st~8&I??8(Qn{lLb8BGrFa1|5*M8eshtw@k7h#znG*4qW)7^Y-JGs;#UDHq<|8CQ z)R(6h4^M-bfA5OQ=jXxWKHoV#eSUfo!Y!?#wkOKTlPB6iNE(%sU(y=xQacFAm)hw# z->hL)+QLohNR)vD57j<-sGR?!QSC5%{*N!ig9x^~xZ+%h+8V3}dcwELm$`~JUuk%Q z`z(D@+NShcsCWzI%TmQ#s(6DN{?pTo$3Yo+diHE}{wSzXp1yc;m9?K_?Pd6Cj+Zc@ zk?kNffEB0A!tI}&d^gM+ZZe@cIGMg#LH&rbLcLi-{U~Uz(C?#KM_sE_KMEQag1XUB zH#+Lzl|h2K)ls)P>Y%asj44*GwpyBl>&`ca=1Cfr+pU&n6?GB5)yaRY^{m`*CEqGn zTrJH(ov<_qm$q-#2ve@Pl5drJu9jw%Fy*GJ7{tI(tg#`%RN7t*THq)CN*8x{&$Llk=>TRB|k z+m*@#->!u)w*Wzny8#GCF17&b5R@d$=KB}{LFMYdk5n9NVbp?y9gsQ_rAXT&h*lfy zL+MexS0Gigwv`6q`hh)cu>$E=K`lLNr3?G`4(VGhdAx?yLZJahD~8zXFIEfjDyXGr z1B?o?t1nP8qn@rkz@Vah6;NNCdl>aqx&u_=KG(Ze;y4P^i@o`|~1zCZW)49j>Fa3WeY_j@u{{g3-uwqfl6w}t_&`hL}Lt4t=I){wn1C?3|;#Hg$LGvh$9I^?T$7th_Wd;o}B&(wy z!6G;dq-CBxq)8YTNGq8ZR(p(QA}y>2qfry@KIYz!)py^$V|HjMI1-VXRiXu<1-v*M=3o0gDOm0v27{ z8?XrV3sg*I7bqKHu_+QI6lK6})^!Y8AFH z+9e-b7`0Mi2c%LQo!Y3a5S>l{A|&Wj7@NG9ow=<#(CQOBv$lZou*nWmA6TT0Vb^Ko znCL#7jW(^?VINzR{Kyf}9j;hS#5F)muNsV@AVT_+vy$p9CR-r=ZjyZ{efzm~I5RQ; zxt&8lKe_8Sa(wbST$IAt;mHM^Mtv|RET3L!mxe3=k#IZL2`Z;T78F3JJB{GbcU%vl zjZy$qy(9opBGe7#Dt0}}GFT$!(YU)u6|AAy;n4?d3cX+1u18tA++f7av-BJbfp5FE zgut)CnmRZ4eo*&OeZ3>p#v;p5Vo~^QmzFU6HCR*U79bsF7v_!x?XI?0q~!6nx`#8e zX!jr^t9J((v2gb2j6~V4L0ajI*gr3Enz$a1$?p)xgYwrvRV(lsWJK?7_#TbRU&Cpe z%Xnmd4{6Laz6NR?y;VY@(fMn=8%J-F5Fd884abAp-wjQnDcD;a_c;rE2M%|(s7Em*(CU$z9c0x_;1ZT|u z-eZ(i-FU2KMj7SKBegQhD0d#Gkx{0}v;YyJjr$ji7%iZtIrpG8o-d$gQcXPfIPHX* zcn(gha4w+M{*gHApp3%l`?uq?6KZ5sY%=4)d|Br4X#N%|eB5twyB1t}C}4{#9?-uA z8RdvAq`!~TK&Kki7hJKZzQ9O`*Ru3Ca8W5);Nr5pfr|;r0v46x1 zOx;@6_ku5K?=4^^o*4F=1)GH@`dk^J{8yWM71fFt4-|{@d!T5be}U4;j?Z)4!idjp zRAooa*XT?}9o}ttJ{Ix6vRw|jDAg^}NStO17MTlD1BR&oLZC$RZ9|F0{df4{)EOfG z3pPvW|0SfUV-?64{l7AW|2{aFrz!qUV1+YLGasYdPaVjlY01&DZp*05E zw5t!#m8%cWBUcytcIE0q-_DzJ;pByMaHU~*ex;pwJE!>tuXP3<%~Q{&s7F(jlPPkz zBzTNbJ(r>$OHodx$iWh&N99b4dL%^}!@K;2(xjY6QIDgjr%|L)?K8ZsD@Rc-!q(G8 z@KoLTMc7`sIQec+-1KAD&!3(IPcCvCyG$$X+1mvo)b;ZhPo6wH|NUoL`-@0^=m>98us3HX=fW(N6^&;bm%^)x_N&tyb5z>&rhh^ z3eMemSlG`OQ!V_dH?oxGyuyT1+Qs@%nq}h-HD6vlVHN7l%4IeF^PsQjTa}(qB3;w2 z_bmWA{$T6XgNrNXbM@%?;|C|_7hyD8z{}@+@!(l-L0rB9SVX&Co_>!bj64y)>v(}v zyM6K8HeldP<9!KN=p5Vwj1g#I3+OCd*@1=ny!z#MV;r;jg!KA1FL5^)M5 zS2e~}SYy1nyjVRrIgyvnBcuE{yvP3j*~KYWkc5c)MD7DZVP2j+eSSea=Hrv|r_axy zoj$v|JmU9`Z_oASBG#^dUh2)2-W(yl(Z6o>=1yt;==p<(TJz-z&w%gLN|?VNdBEK= zGXfUTuD9zahHxudHaM-@7mptM$5s?ffN=2<8%-2Ohq%z2mDZE*$o3uXo@eiQCFx@w z;^C7gr%?z6;Ni(rA2AA(0fhGb8$Z5`)rU-=EtTf8I!G!X|BVXPl(%aR~cdrs@I0Q(;!UICe=elk>+k`vA2sSrK zh5?>DxH|c^wgx8Z5uRe+Xl_rwn4MD_I9`M$z6V72EGKd z0I4vaXpBVNN}ec8h@@*(dH4C;I7Flit=VU}6bd5)c&5qWxxN(6FH}t=*(8Oq3)S?I z#E|x}Cc$z^m-ekDzvtvfv~M-(J-^Uwp7W^Uc&^z*K93TnY%i4(15(EK{DsoEi>)s4 z=WsXsfJD+PfEFNv6B_q-y#i-Lr-|ntHro&+Kw}uGgbfW~1{jHPS@_}OT=6aeGYu3t z%Rm9M4Ae3On|O762qyX^+Gb%Ja8`U4et^!x4-2X#h#hCg62~^dSxAe+M1)p2zeKBb znmn8Vm!PwOnV@2#C}hQDe}Re#m_WseVhveF2$+F(!@7kkpbWGdx|0zaW(TmC$P0*x zDg&Y=z#SDoALEWg=`*NDhS*;oss@k%)R7@wQoo=R5uJp~7!jnQv@VwToWd(Ybm7)Z zuJu-0C9tm9rv%4+_*y~n;@e6G#1Hj=h6EVH$geKWl-3uz@%%}|dZt}lW;ClaC+!Mx zG;7mJvt~lmtgUUDH6xm4O=|yz(+kD-Ngi^vo8*0ShzaX7o5rcmi)3(}OUiC?NjEfkGS@>s*Ts+)MfJU-byK)3E9X4v zy0lKpa&XCzx+-b%wr{c`P3NZlp2WDnw4RGT@0w~#(mWfJvdFTeEv7tarm^kow4K{5 z17n>wV^L>ClDf1?$|0SSww$IU@3V25yR1pG6tLN~eKF5v(&a5+Q{N}u)VE2|G<9EB zRpGjVj@M&9R@FS$N!yKiQqEbL3`JHZ)!1ZJ)4L+;J5Qhx8U3x(%`cJvf8~#D+k$T0 zXZhSTQ<=1lE0VG*pfGboQuSGzy1}`*><{7Kk+JhNj4Qj&^-1QcE-AA-Plg&Mr3^Sv z$F!SL_f|U2vpUaQIV5>nFehW)Cw-l@NyndsEAn#ernk~@R@QS}l^qjOFyhuR;-Sit zX0BabckSE{^C2C7zlAle#$v3xG3mReNy?f(+O({atSq6enaeS&MOf>;ZCY36$ygO> zQnFBz0Rd*_koE>it;gZ*2&;2hUJWd#o`uOWfsGx6CC!*-{ZzM8Im)UtFL$%Bx@xG> zW^R+b?8>BceZ?w4EA&;@yQ%C4`1V#h7PV96b(a*mLuO`{bL%Q}*fcO(MS(&)aKtVz z;2W#0F2)Hd?Am1L>0nNWa%zeOq^QiJb(K#I3W~XPj2p(bXt-`jiVlkEp{cTZd^@w; z_wCS6(}))DQHE7tCw;@1(Zy4p^~F?X2dX5;n2MUs!3{ZF9GfZ`GQ@jC)7Eo^I%vIQ zXI0;hQ(h;dD`ut{CD9idU*uCZOVIJJ#%u*=dsZ@UgzDd03plx-Y4WA3`Fnu@N>3)ZOhcMu1= z5k=UgSSK>ac?R=_jQy-DSi9}i)Omgg2hI9$%7+rcVZv&-Qnoqf&xEe%`=Kn-c^t~- zps8b1X;C;>KS|1-1G8%^lB#c#nI5LPhl#ChD(j*zQ@V0VJ3G`@U9(BGOixyJ7+z!R z(yn|v%pS0kSW#6{H!YTusFT6*UqxGC8D?2szopG5ov}~*v`?n0U|;TfjKh|7g2Hx< zOUI$<4%CNR8}Jp=(EoMYhTLEg)eV{$3#Iky5L-CKDs9VbE*xvLNm&3tyan1dc{it+ zZsm+^Urq?lP>yAi&BL76rYYO$gv~o<>`3!GVe1~K)=Rvdxyh?!>I9=38x|ewo;BCHA!fhVV>YnyxD0XaSt4E9^-Rq)4COqv{dl0Q zG&OApyV4}jCpP1X&5AXT7nQZyJe5^7P2P)gWid}FPFYroX@mAl+Pvu!%$kuEgpW9j zX=D5yqKIpzbE+8gkk{yjG{ZE^nVJ%7rRt_8t?GkJd*(0Ci!5yl=1 z?)oXks}z}CmjlLnow8q}C2*tIhPtjA68xvB8LPI*dyxm@?~pO){lLCm)Co@9fK!cZ z_fvsg$v<`t`npJwFuQiZ3(i=*QzzR94tP2D>@QvIFikU;)i~wV=uMUit9Qr|=Dx>T z!5U;Y7<+ND(ZxueShjCx%vFy(A!f-q*J2V(4YJKP*tn*~M$7YYd^=7n;RZJ~xf7F> zX_k-z_R^dT6-xl)d>&-mJA~PFHsn|*1VI}1TC5gqhZ@`k)7KM7DRS?{t*f!FhoR0A zN5BHnp8BNCD(uL7Du!Wf>M4Coiz=JjwkVP6S@!!9lLF;Apa6!J&`w>qO>>|k+3szT zeXs6^A}=buy=fHdhK}2UjUThB6`R#H)!Q+v^3gfmNg1bvi>eAx@s)v~K}^xn2L;jE&^vBt}+eK_m;?^vhRfS#;pHe|Xho2p2dTukmP>)Ui1 z%gmwL50Pu*hzY+mZB-1!;|4T#iD%T0Xxb(n2w%8jaP@%}tg&NQi7eG^l3}|u$BvNY zgc>8vmv(JB*NymPZ)3!jo2qici79IIb%t5c4}Fm|WmZDc=$iTMuzDEBu^I==ubjb_ zJr-nFr{dstRo)i_NV|iAv7{IX{=gOPh6)!Qt6mZT13Q<@ zM^_QR8Q9&hFGK|AG3iP~kboif6>1e(csuivHVvXdXdT|5SxcO^w!}JhIW$!`vt{vi zoHt_GY3?M@Op<|Fpm)rrnP5xZXH{1bwmnD?j@EEcycuF*gAAoe5v{Jpqp8PgXd5vY z*cOl069L0EYl#onIAdil=6cOWijpaF45z$s4B7fSMELu8a(G*?xN!9Bjp3R#%6>NW zQ;(=t2Ufv z7FZ=s-KF@|vDMd`C1eOZ$&AdWE+ z<0Zm46iqMc18(Nn)@kBc*)Wj!1}m6Y1OJHs=0?0%5iS_n4HGMQPO%lrS$uh-x}*Tu zKhX_}PnO!w>l{Y1xohY0RhXnOCl0Je>b9s=(@YVIeswqoit@D8O&40;S z!cotMVrUEa+>XM*yhX_og+;YV_@aP69eORv+p%kE6lT@QN}i^?OJNoS&Ft@NaEM^d zS|Efy6-C}xsl*xzSEC0q%uAAGU_+uqkDk$*Bh%*Q~|av<9Z zHb(@5$*TsTO_m!$u{x>1#1Jyfi!mKAqq4fJ$>ovOlxaifHF$;Oz9b&NP6;N*E|t$c zDb=E4iM=JAP}j&#&ALqoG4$Mwm_n9_Sl^G6%h^yE$oJp0%}J9Hj3CTZq7BMcm^ZU| z=2MMPGNG!*17kmAzVeh+O|TPxjLaogML}4k!h}QPro}YLF1D@_3j#c2GUBT;P%OO` z=OL+w+7WP?@U8{U_&a2c5Rz=#nMKjjp|F_6K8!9QgxM5jK~$hPPyrjQ>Y{fe=^4Ue ztt8M>tTP0wPY8oI1fJSz=nizu(cah|sbt&f~%gxOe2goQAQ+(g`*EdcdFSeDV}GkM#Zpwoe4HZmJq zj?uBBw@wl_DcV?E;{=WA6_-Nvf0Yt8BdWsgD#`1t zWa==6u}v#X1a`wpJbml$kf|ddK><|Rve^<9EpZW{a3)nnn!R?-FtYz1Hg)qnPQ4h` zCB8Fbp;oBFu}P|&H9rqTw`Iv=)?j)%wtBL&_=*sh==D8+njQdHL5 z9;lX#J3!hKaA?aC$4YGB87af3BNaq}ANw7atoUPg-SFjgmrfK}OjS~(gm_C*{={4f z7fD>I>2N#hQNm&jslZ|+)SpS*0+W>t556#aEddbHTFoSG7R!z-2JseR8s5gl>n;%7 zdc;>4C|fFe0mCb-@!KQ}C&e}V$qL0$&2g0|W1?(PtZOmW+12=j%+~-M9yroZ@B;H2 z2y(x;<8Nn%Ny9KmGO86xZjow<2;cFi1=i=n`df6y{u$)Mi_<|em{=H!aDXbd^qd{ z2S2FVqQdem$qMyC&XpKOeThYeuPAvt5|L@oKjPw3Un(xX**f|mEy|89g`yUcAOv<~ zb|qqs1C0`={I6s4N@d$*jU$RkvaD=`MRaeMmVH7zubc-Qy;7VU>+cY?3oDD6Kz-sQ zS3|0lWl^IYh+n4IN&|}HK#QNeUq{7FhCwNdau)j%HwW=y_2s1Zy3CJx!Vszn*pT*< zja`xlZO$S^rt*#&G0Mx{k~K&jQ!aiEA$RO=0;tSN+fuGeG27e~1bO=d$6Qs8EG7{U zqSwqHxi#_;D3O$4USCgLk7kg0COR`>Kv6%y++%Jr*#j&_`F7*j4Adk@ve)`MWS*(V z#Pr6{qYzS}C1^=9CY{9eYYc<7Cfat$f|3##bSfb>Vg+O~aSjQ)%MMCRE@jYJK^#fO zJQYY)L9A&Sa3=|~qc1VQk{Lx)k2naEuNpKC`j9afEqcr$fB5d`Rwq+D2$@4Rbq%^7 zjeXddGs?+ugozF2><)yxSSW->6Gvcx2vkWOj4z>}tcrvHu||p!QLqHfsPn_DA;L)L zgh(Wd`|Zp#wnvsV_&0^aYNU)98fFZ=oDg1~Rvl*Rfr^vZbW>0Sm1OLIL?Z}9v|u52 z=c8R|g=&L~=;Z-VnqbsON?=hWVpZ2U+XjoOBvlBQo5}HD#wHWR9x^9PN5&3Lp&>EH zf@*J{Od3e-Ocb@VbIC@Ao5Ie{cHjur&TyPs+hsu!qG~7}kN^pct}(h$moT~pj?7wL zWpBww&!xtm(+rZ(W*{vacbB8XFxzYFIjBt~q;1}z#Qwkpn~5WG5(HIT&7w}Q%t*aq z5|>0$<@f@d#S#R>G#*7-0_ zsz|bp)XI#9)g*msjo+VgIEL~BGJhMjBzeA!d^t9=qzlA9W-}z-MqwtFEbA_(*1Yp! zN)9==X`*m5LmZ4lS+lj}xU5o|fV^OnVw!d0Z4EO%0QHakaFA1O?ihVJ5Jg2_5RDgC zgU!|#MsseYqtHpxD~HI;m)BIxll>$YNcLD%+(>l2B7reX6jJp=mex|^x)#rXxNehR z7SnOdu<=7UC_@nly2_1NC5E!m%0zu;ByI>?j#$y~k75>ThLRd9=)|}kvC(7P4j!}p`B_(A9xT$l)lqcxZHwR`a zQwBy2AbH0Q!;OXhFKRCI_rBQw!;LZc?>R;V^aPj!`>eny7`|Rr5r`o8F28tpmDm+T`OyD#*W=~LvZHjqqW+2`|1c5J zGNG!dy{K^)seBYaUV@t(p<}PY$KrpKGP^~7Pu5l67x~a_Zgcmqt zS z`jqrBh!+3rH`bKj)_E`Ti4DuJDW~gu)FeS{R09EpR&rAO2I5*d*#wlSgn9u*o=N0k z3X(-4Sx2Xmb>w$rjqB>XbdXeo1DWI|2`CUAM3_^KN#Zkm&|hBLmK<1rd+mrdpx3E9 z9HfW_ZMhwHzpYbHzPS77CgajA%2~*jLVaV^N zD2By>!3SGRm6D_cDL1?nn3}PDq>Wc_Iih*MuJ)s-&$Z{@`;_7Nz z2>3H=l5T8VvWMnk6JtU!1sIbR_2--w%*VPE2mI*h*VdGyBexJhNC|{!%`$z*}T88zTYYIh2N)KTX$x;I28Al(m|HKh%2s0KKl}o|xPp?_R9M)j1 zknV>Ay_oTw?^yz1Se;a8F9iIh^~}~n{sc6Y>~mF4uDWFvOq6ryQ#w%by)478t!;ZT zQ}AV@y#VMtYX-tuMFiUA$T#_SDw`@QX527hoRK%|^JNPDY0#vBa6;YWq<2q7-<7ewHuSui#vy|Ur zqOoE-IKY9>QjVXE)No7^-tnNnwC30rktXCR#|Z>0=|~djJ&Kts0V-55Bo=1fT<0VC ze!_N=DPp!L0%BMcakOGD{Akt%bH`k8ZI4H7D;7E}gdgk;9&BDkEBDIh$? z?=N8d&BT#7g@V}ytwdQ6`^Ea9x(ig6jBj_-l3#xnb?MSVvgn|XffxK2PYVZ0m2kGtP)l&$7iIv zlwZl(s&O(Yg~&)CGh6I1#9Y{$FB2m^Y1ZL53%^gmzQGWvl2*K1pi9iaa)hgvOJb3nhhwq^DKU9W9r4}ktx z92T@xg#h{=P*-NDn+5dY+Exe#=(pFl8X!RbBer8p=?tLXB^PBW?F95cq>k27ehTP+ zxwaJ&0{RFq!BSWa=-*h|3j6{6chij$a203(0_AntLg{z zUuP9qPKp8gudHpSBLMwdr1mT)H~{@Oj0af({TDHyEtd}f`iE=VfnY%YQ{(Y|K>u6T zmgQ(Qp#R;Pq@LmUH=zH?+IEH*(EkkU&2lUs(0|`}hYO(p{n~be2B81L+IGtap#SsQ zc0C55f7f`?4WR$i+ICS3p#LMs87!B{0QyJ9yNUq)Z|rgC|79(=Bs7#H61t}xh|)jY z?Fo;Ta~3(V4E#+=3BKWH|MH#J!Z=5}sL?*+H^8mOdB9+h2qwuy@tw)74AhfV1xc)l zA|8T2p1jxlct>!%zqh{S`}q2Q@dpIm3khQMSkz9Ud2+yps52GWaw1PkFR-z{cl0`{ zqdkJ{e{I~tfH*n(n&oMhWKQ;sTobmN@M$Q-0e8m}ZtHSv~ET12n8Tsr3`RreQ z&Q{mwjGQm{`gRukkIgiH$(up1Bp3McBb9Qm+hKO?{6^xp7U69#{9k?ae^9YOK?}t)T$I+y5jr_vMY$oF45H_9 zT7t+t5%f1=I}&tXeP_p#S638&e}^IkYUsH-E~%xUv22NAQ%OlN0vTiyDqKvl$x*zs z=45rwwE=SePI8%rn7WS2I+96TvB?Q$$_l@?>+L#8OWzo~o1y(m%dtN~=meJgq^K$2 zDdiYd&+ViMr4*#6IhI#vMA2Wxvl&$X;_CeA`PJFSr{5UQ&z~H>c=qh{B7egWkA8kl zhLO|;MLQhn6BmL4KaN3A2$)mQLByU=ixkIjikvDe&H)mq0&JG5qK?!R`8rAfvso&5 zrFtQq@`}4E5^C3lY%&G}%qltK$dSZ`!(o|}7Uf(qGRfI|az|tV9hnO1`tcLUUXiC7 ziCHi@5^5E;J*OSWTuF4CqgdP@L?)~sNgPrqTl+(%HStsO6;etei4^jnB>qS&PF&%~ z$v3ilz0g+7Wlb)Y>^9;7ZPWsB=>v&%&c#t5-1D{6dQ*I#Q|#<7eU<7cne-ki$C9Gq zVMr@Va|K&Y$u={TP(p-ka6pyFJrxt24r)?LRJha=*;{8lm%}-n7H)Ttd=Qz#j=UKX z%aO?(rf>ukFixR!zYQq^@`)r2VU$#EaXm{#?vu(i?hL?@Ta#IBGS1OaDlVxwso~;O zKL_q85N|l6k|QX9aY~pLuXloAa zv%KY+oryAJZr~+vN?9Za9&meGWbT8ri>uR5%FU{O@$~6;y%u}vCjayw{VszbPczFM z2QU=*t#i5+>2&afyW6Ofkb;p#b9fv?wO>5Vj$UetZ+v*?R$qK$ymM>1Jo=Ec3u*e{ z2iO04>)Ky8e|d=^-~7v-BJx;nZN}hsV_C+O-`V^_zWM*7yUXjEh1>nt_CNC7KjlZi zb?4&z8w(2ejrY!;obl%7clZA_f8)P?mAY5$vme=k ze9o57j}2dcYzFd$fc!*+FTR-OpNMJx>}u%?^Y+X?uD<2q8y1W`Xm+T%@X6)X2d5Wj zH=mt6dGYXcI=k3X;s1Xj<#m`f*GrB5J{-Jp+XV~#x+WF)+$KuCdeoN^w3%X7FInsYUB7=Nh)4)FDrdHT2h&X2}CeR&CN zTt5Y~^SpiI{t1}9(trRT_L===ieCW1D>MAR|3Fvbn^|dzYy?L0`JJbV(~D9Ge@og;K&py?k zvkChN+PWOa)i|m;@$MT(+PFoI^G=)uroL1z$KonkvRW1s<2^t5KlT6pZ$BDFpDJT}PH z23#H{Wkoz`R&gXcTh3=k{I<>J_b2}D4|4PSoK3_&!{xv267`d{+k8e*6Fo2a_<2PvwbT{b@Zm!Urq%f;luJB|);*AtgFQRYrDJnvm( z9GvJk$5j z4mt3aBknTygmJGU$7{HYiOVBvZtRf56Y0z=&GNoW&7G2R)PcGL-mciGaP>E@B#`6hNKGcmeh%x%i}CZ#TW&Snym!OBzdCkzZXe&{_Cq-Y#VIvT z*DTPXg;?hrU`QvzyoE++1$@3oEc*~719FyT>7T19C=tCt=98WIrvVxpL;-Qm<6J(qz zY~<4Y2G5$ePPoRI%m@?DWry+-J0(nQ-4xs>I?97ZJQcvLdt7`?9TVr~MtSE@ZeCo^ z-2Tk_%79Hhnz-PNp^h_1+_%n2#%AJmyv^00?|kZmm1ifPetKOB58$wfu;=v8{I7rW z=;${%EM;3$d~?0e5G@?QK_7#WWW==rKGk+M(8AtKDQA(Q9c9v69gUiqa*D1dKHv+NU%m=hT-PHa&$ z!wp6$k0|n5o;)MVG1BiHP44dfd#^04uOGnh&G_UnC}9`w(C1n~e`hE_fs*ty)M>HFc8E~49TS7VXCoJTl<_Te7gi8SrpuFb8{V6;J!+SF@L2k?B z4Oj@*V*9kCN$=YcS=t0eMG~haejCHxIp!aznKI-r+V@ z(>1$atk`AW@%sj+Sgjm>ZN=I)OPQPN692h^2{}B-En_2Z$WWq`DVc! zxD>~H%Bb4ohIk$}LBEx99+xeG%SE|OcJ8yrzY8S&*d zWGV7iOfP5Md80?}#+Uc!dHn=qoQLSx6gk?SZTBv3oXR_KT=va*Xwgep>$o0{L-stB z((tG~uYoNk(O;&@oh#Ne?%U?}0~UGBbBfsJ91Q1X?+m+x#EKk^pGF>D<$N|5F$)2_ zxFL5C$nDTP$w+Z0cRI___!L`%XD`Ud_OP%yd(Y<_ zj?cINn|ngIryzxqyokodHLgQI4*MW3(A>yC?@WA;hGe@ao)IK1FE@c zbQ(r3W7)Ho4p^r=xXs->@H3m_E|eKI%R05Q zdAn8*v5~s0;So+^5mYe|=i;?!%pZysW*(#MmZjK`C4Qn((DH<5Y*^qdZpi^4X) zgEB5|CJ^p;wyfp}IqY>zW!@W-x86ub;IdEvOH`BR9eOU(;sQB*9V`cK6eEDj+eh*+ zR!wM{NA4wr&34&T@*Yzzk7MyNBM+R&^Elw)9vi*$9bUfm#@N7<9WH@~Qz%4FTgA94Ts3ay%C0_N}(=9gC z!W`pEo?f=T@Kp}=RYU|2;P6fb|Ea(Ae|cZUxS*Jw>tg>V8^|w*AB?YpcRup89Zz`S ziSsBFxh^Riz)xw&T@CUu`MwGk%C6HdH!Ws7Pc9zHgxV>20US4l6vNPs+(kI?8efXa zyOwT|RrU1)xb0IE>6Y2zE1J=zx{ERtC`!I<$6$bm&yfd83@->oPp<3 zP+-yVTqv*A@iHyjJzmWwJ?cYz2du+%o(TM6jS+od^X>`7@LD8p-$+Cvoipy7-TFjd zcrKr5+q84|wRLE-YCmu5kb7jC3GuM>FcL{TfWs){ulqUt+RyzB@5dO|72jN!{x=y$ zepUQn{FrR+o{7zk&~gkuVP8SXUSSI9!yb^4L|8kJYb`&GOQPUHk- z!n@OQH-5`i|Ge_dZRuM-=Jmxz2F5Pdp5upQzp;Tb-V(<<;XE4DVJY$E@0jEb4hpw` z^D^*~&Ib2k%aNC>+iKuK^_pk9F)E2`bks2>Rn6Hpu9PPZw@uo7ky<&_KJv@a&f(XV zqir`7dAcsnKiuWWmHj!PN;ddT%D(fyPpG1jXR<3S`O)>9fqL7^(a!YEYLwzrCnX8; zq{#oz-o3WhB*;=*okJUbAb z);{k#x2SL5Vv*(cJ%Xz4EuP0d-~QJ6*5kkaf59At3BB@Flt+m~5Pe3jA4>I0`Z3ha zLB^phsjNHx6;xtLREIOQ;ED1A;QS$)T4uF$GunP~im&s6)ouXE+Hio>2B8bwL%(p)ez+a(XNTTqrP3tm0W)ZTh0`t#*+) zmg{Py`wnwSGb2is>L=@(P>6Ic1LiD*<_B{Wdp7A1GTM~AP7IG%whX;ulWiS?1cjv= zjR`nbxel_GSrlAvOvQMbQlPer7LC4h0UJTWXbKOr>a{x}uJ1(aF^Ax%#_&TZj!>&# zWpy9&^LOgbJo>XAElzG`w%F_BCfA@Flu1d-n59^O`>J)i%-UC05Dt*a>@U+GT*Qkz z8n-#F#95G~FekK*!J?LIP>;hDV$a*1CpT|=|BbWcrrZ$L2{EHOGw56$P@oxX0_w zCpUL8$MhAxGRL&jFgDb)H^oTh2aWk^KkrLy$k}(}qkcCz|D%eE#m~ftOl(-|g zy$wye+&g#8T3oh16rt~vn>$%;`U+oJZCa@N`B-iGAqomft5P$8=%tcGD^*s4k2VK= zgK2HI1%UX{PA`9ZdaF%e^u5(CN^Y`=0O2U;9Q1H>P_Y>OwpVk|dLymC{R@MNuYbXb$pDHuVzG(}%G)3R=93bfRegk?{r0~+ z-rd8i=5@Im`WMbueUH2+1ImviM_JfxBYt;W1uc4mDoV?#JrmPGW#@Z~ZC1hK-|L6< z>t1|PnefFcCZAHbnUkE?y7A5F`@?kBz>&ptZQ=F~oy2I>m@?{0?<3=h%nJ^nzH5$? z_SW;(QNfafB1deZ(C!S-K^lU+p&O0*w3LElbZCCu=Qs=9^Kmn7(^r{`-ZkQWVe{df z=Omh#J9KRXx8yp4sYRtNqrDA2&g#^PWtGdX4%GO)=85BhpAvwf1NI9mc zx{0UhkciwN?fY6e178sYS1?dHv#G`dc!7?q(<;vfu@}y$XeoABL3T9ccTSET{p3jm z0%%Q6$Myun@-i+w^%4PPTb^z+)kAk9 z;f%VEQ3CxrK(Sh4*vi6;jGZM%XBFy~wpFWFUkvzF;q6qT$IU#noMZ zmjDUoD|ltY`kO$InBvuLHRGlQlLN_bay`@Y)acCGUS4nqX0t#Ci8F39IATHfo5*@<55qnMt2qkr{VS>qg5R~|0#%{`{<1E922h&ggtN(a@;Y(AtOf1{x|NXC4>ct6d~QGet?2h)(>%kRF6J?uLDYW z_sggK`KA4T3`puP#LwsEyOkDq6ksscG^NvF&~Iq-pbBg|bQ>cF-}CTqyxx85;ugL* z_Y9Z#aHBLRf*c|!f*jRw7?^EfHZ=Cz66Aj-EuAm*zGrxsn0x2LlUMnC6U;t5EtZNK zbnW-Pcpr{6uFXNJ;N3Z_)mW+0v?!2zw7EeP6{7*4j}K4216J~dt?_68ogm1VL7hE3 zCwLO}+6?h+UNv-coIUeXKl==OZD=Huw?~^%9z6P7rSAL&OP)_22BGGDm~#7cu0HMV z#MktQ_ES}r`1OK=t0xwAW23OfLons3v0Ycs!*KPh0l+ljd(*PJ&zH;1DNzL@HvM zCG_8-GS;A=9;aaaK0Ho7{O5ireW4@;>8|GA^l;q{TmZdBYuY(-6@J>lRObOhf=h5W z4MwddYH4#hA8cV|RLbtFH?gM?iLNI!6&Na{G!V?7=MtL+i$$(SrU|F)h88m*-75Pk zqFIFlSOOk}!n+jUUiry~?>-TkaBJ}`UJ?85y71PmHy~DKQwr5WmkER|e$3%HJDIy* zrL^g38b(zm4R7?XT7rGl{K}>T-C4B$2S3`gRc2e_SpksD4h(jhh zl9JoXTJ_CX!on>}6Hk+*X>T2?vQ<6+>kO=YP?3oN;VANee4DNTN6XLyop56J)wV^| zwt4R@SmEQ*{qleR*LPW3nkBiB$K!7P%v&E;07l za~x1Y2L!`?sbpdNyfeV`6+Ri@pZUFAsXOV!i_LVofxlP-Ebwy^oELtrW2h*`o;dUN z20=7kl~NtKwxuqw`0}^A7-0G`$9lzMi2*9FRt`qoeH++G(MAkwnl!ISgs8Tfv7X5) z=J#D@fQYpRxkR)90!&${es|teZAm4Z{K*=&aBtf83GAH=Fnxuu3@|M+jk|uifuDr| zrX!`5*f*QC#$|+kPQZvNE19eC4qwUGldC!JG0kr3^7`*$fa%LTTZuoG7+{&h=U{ld zL17c4t)a!)E7(l{OY5p`>$*F%Wh1U!kbU5s(ZNzO5_k%KqsN6wc!e3L#6mNUHKI;| zxDq7*9&srT=LVc8M@0BE#+ z3*u6MbB?kIXjY+Mf*xk7z>7_kDD%#F$alZ>`nSLP#`GP@2%>dVd!SL2&+OO{Vqiw9 zt0#07TGXM-WG@SPR;Oen?X6>JKu!CaC|D1+8qBLPq1VaIv>3s0TT=#geR9S3$;h%~ zViSYj{Ras!3SkcM30ALX*m=im1N;&4H=u4l4 z^q4qg4<1Iq4YSk-*(K@wAGZ&i?Qf+==#;6 zY`!oX!p)D@QxKt2$|!4X0nEgd3Y@*QIJh(vE)uV#If|qKfezFJ+!i!;j5g3H@Yy2e zm>f4yYOo&5m4iCsonChiRGWWA)jia(!mG`lX>dM#>xnctw*#SH@rqdJ>l{cUCU@ED zsc2z!AvV&NLCX~K7;P~^8($(l{n(D(3hy|ga7x7T2r>sC;AUyZ0@G>4Y}D?KAn4c6 z_-~B((tpuiMiC^(1$GB5mvIv316^+5v08Z zT_LJ8)23w{x)dey^HZ30p9L**(6I#jlU|Uj zio8Yj8xrTxXHpi9Lf21uAkQ{Xsl;#20dupVUS7ZYi;?q6uOlG2di*rM#U}D6XlfFV zbQxEJ!on`ud96EI6+!6q{T$mrD~L{$kqo{H1&k^RO<)Co z`mDnpoO7CF%>&0QD^hQ0B!Eqjbnf4kW&skCs6ympl+R-r!yqa91AGQb?uUx^I0rg^ zbOv-zTk7x%9xrTb+T68CA=eeWJz&Hp{_zRt1D-1~ws?#7*A>q{A}7A|_g_k1s6{R% zkP`&=z`H35)qSAC0j`CJ!Jd>EPp1Pq*0UtMSw;0VcmVKkYib%;sR;!Uq63<#1g^4@ zqgqfjiWP~kneuot(3z=jaWNALSN3X$P>z@&E!*hz>)F-$q$8p=c>#3Z-NGHv+2~Ee zG2kL0I*k_Doe&OvggQ|8e(GzApkzNdYuZ3@zQ*Ied$+WCF#GEC6~6M-X)#jVn@eB! z#ro=L-LFSoZm!Q*$|}d7jN-g9V7oTWPt-E+_`l05zWnVee0BP2&pX;&Lq9ZPr83vI zhDTFLE120@6?()`!hP+$*Rx2GgUK;Oy-^%N7a%!^A~&`cv;>(X)3Dtn-y1^N|5 zQL{3yBK$@vRiU8IMjg;+=F-zw+p3w5lqqym1bZ=r0k|x8?kSr|#8*SiUkl6kUUdn* zgAoB^Uyia(5QrJ=6(`}8*=XtZJ`ls?zI(iVy6`(~sb}krZ<{gZ5}~kCRrEb&`N}BB zAqEkyu4C3@&8e$>>8q0$3ZrehOZhiF{B}qD31ox`CV!#-OI}O8DS(DZ)LQ=GM*FcZ zOYQ&*+T~gO&STe4;&KB1g2K5m4JR#9xAh+E3RZDbA&#a1cEkl7ZAzgmd98Q0vaDqx z{V0JyGwu5581y0$l|Lt++0&lY*2e1hacywTF0jI~P!D=f`~!o08^ISbQQ_{s{?0@csQ3R6Qv5fkZnWKzst4LDQDfad7G)$Q1|d>c zFo3v(0(}=^czA4zHDGU1_f;QkgWIC$O6?~kSF0Gi%OUmp)||!~_oME2Hf9Bggf<4{ zxK1kyF4ofqKgo8mM&wiFKS4UjDAnCElK0;}W+dMl#!o1#@O;G+ILu!0>{yONHsTe+ zZ-hi6*!OgU9xRf8JO)Cwu}m!~bE251-LoJQG4iBzs`5SNL2*RUCk96+zYYdkY&S|2 z`?h_2{!3f5&y>*MFZB$?SqKM$I8JY~!3>>)IZd6mW@;uBUvGEIg+FO;9WUAHrcN>c zC9n!IOdK0-m)S6dLI>5L5?!1e?|r}iQylL%KX~WI?>+qFljBLw0+JW^=ySjP=x;uF z@GHs2;~t(q@006G@J0&3`n2|y8AJ)UsYX?T*k)pR4g}QXIQ+NUK>I(xoZg|YwM&LE zs)Nu`_I~KfW=4_`speJ26o?0(1w4X|pfzov_IJrYERy+Q6B;+3S>PpO8Pjn@GR)=W z1#5Zu7E3zpBP0P}7eF<=t^nOo+=AsqKNx(BJ)aib^}EM114D^!fE3+NKl0IXn5g%F zAFR7lhrTR2v{J{&<{o#v%)rtY_sYQ14zal7&w+te@DwDUfnA4?Og7gSAvj914Q=cp z!z@{zLyPZZVCieQw}WTV7R8Xqhu}6`uR^CvRZh^xFBm1N>m09izB<&zW=)x-Gt~74 zilh$0WN;WGOOfYC?gB^y;5kqY)~cSPk@#-+ov}~N^RG{t1&e!ShiNfq+?MCS4#y2_ zz@P%Pp3#kXH*6wRvSOHQSY>>S6Hj~4E!e2BDjrJ?I`l)vU9^jOlJD?g;YmVJexhzd ztrqiRe$XeJttMRpQ_n&IqK4Lvp%Q}$M2Su-V%^XnASA5-Ib(m{6Wfdmr2MsfArReue|?*A01j6 z-}?GDj|oIxoJf%W>2bpyUJ;9ZOd`JiO^!nBT+x>!>x(EzD#U3a8YMhFH?1xWl9gD==_%6^aLRV&Svqha_Tw zfobhheduG<(^QotE)3)H-X%?@7szDcn(cu8N}D+2>^OgPNqhM)HB7iM5| zRNGE9N)mx$pMi;m`RCZEo2qL?*xBP*`eFl1U(1~tI6RbMS4gO-iS-V?_{FquDAkJB zQKNLmU4;Bg>=18XDBQA^7&PE9B@Vo1_lE&J($_K;B_2!6EwlR_(5MtitHH6TaCIBg3llU`?tEf) zj^X`dQ9nX9kt@C-_&1B-ot4vja~b-on_SKiZ?8(Y#dJiq#{8iFYcy2O-5&JqW*P}E z!AjNMBA$kjj98@#znI0-1QBQF`zW?x}x86IY z6xAuE_`i-DE?yB!a!4okui_|b<8yQw26N+`FWnd{lw*XW$y(|U=;*`8q=xicW9YTH zA2W%Y$=k)G2M{D0giT$d{x2+u&}}C;Ic%g9P3VbF5*f5oyeDl>B^VReWuFVE@@zs_ zlm7Yf6?eB@#FO^c@sce>M-ezIp4J6WGxY@u{5jP~JagzwK~{$u)q8N%r~1};XTAIO zSz}_}dka?h=wQG4Km6&LNF~vd+{nxQek+hU?BFTDQK^<-+^Oj)a0sIPCBazn6>Y6m z(HN1aLGVT_{AUTqyh@kXZ*rMX$ZCysV5VGMDZA>FVUdOR=WFE3c; zotZ52y`h#=?)oj!3x?H&WHck#ffI%Dq}<-g;^!8}R7`r~zTt|8N3|D;LaX z%+*uRzfqI-&X`tr?BZG*Fah|_g`soyF)G39dw|M_ml2rZIU-QCMiz~?Lm4ul$y@PAAR`54CIVl{+}HWgu|<1(XX?RNnaVQ z`#{z*C~M0KItlTB#=;uJOK-zhOwR(gx%uDK3NhmlC0)Q1?}X4Tk`m!WuNi+NHTh=u z+KJQzGiQcS8c3=QJ~&Np=oRgy3bbr&2>5o<21-qa;+yXFm{=(7t>YzI^Y$o#Dxo42 zoG44%Sj-iPWHn&ZZa3|mImTPxCnF18@o^h2SmmQTe(5j&&YX}W8khTXz5Q>AiH_Iw zG>J)iT(pri%&PRk%4CxR;`OF5RQGj5o3aNWJWouHS9kqgTyIyGEZ4MH8Bv3t$*c)M zWCepNtweS$A=o7-XO{Nzg4K_09*-q8B9eLQQhKC28Dr%^?Ts0Ul;4Csc8Ef6dzi8a zT*m_2tVn~6{(mzygj>*inCgnTdK6RZiezARR0d<4_j$^qJmt94w&|;UWt*lP6VAuj zP}lqUS=nali2)@H05}+|yvZlC^niiRK~&7T6UJ+8YN9FZ>H5mA|K%xcGkx`A89kmw zSB2h-iePA2D85CLe`fa5w(0N+XjDaPb>a`ea=A=cSmMMX2+YrnG zZa={X?uS3_Xu|2Md}YFEk#OAl>uvwVo3PU*Q{UH7jOl6uX5cmC7=i!{cc}i$xH<=I z9i86wcXl&e>JH|Kri}jxxMXr9s`sk&L$hfpG53K(GQ%mE zGHsx`ACn`SsGESb(j2aY2Z-eJU@W*hs_XW#ko?IB(5<5(nF&5aXE87o!Us?m;(Y@5 z=p*_`%cLO=mY#LMsVp1~0TjvmsZ@K-jAEFx0|V>gN;IwNwL41kH2w2!s8iOH_SW$d zv-JpnP>NH-)PpjVVlGIBJ9?BFXhH}{y)-Cx@U7yWB?bmOq+aArRmN40aE~b^V0tyjhbpZ>q{hw6 zkNebRv4JHo?v;V19cFP~PW$#&RM+QWU^7{q*+&R&qL-_ZJhqlS!nO?dSFaoyBxvC2 zLhoc?$!odWtJR)UR3? zt!Rx#D>Jxu#}J@I-VCFl_8Ej2+gvvQM=w#^HYTED`lAb|>KZ7nB;kdjGjfemITZCX z2D%WST~#{Bz3~T(Ql1s^w>!(p59j;__;R+?KpoD1V8X`)uffK{K^wu^rl0J8K|O-^}XGBek(qo8dlKJXZGNjlL`t78;vHY{eqX9%yhe#3zC=kdb>L=wn=;IcnKcSX#iF$ z@#q9G*V;%QMG#~R0XxIQ48eC8xtQ(a-Q z5M%}gEgFS4JzuJt0-D}+qv+!3Q54S7)9Cv17DmB?7r{u zDMiy;vh(!Cy)v-0LoD{vb6{YlX-dOfx`n#>QI88|)0ml1(++Frfv}OF#p5Um?XrIqL}9*y;vsOM`{0^(K_Gme?Vhd-l@vQK}KXp7&OBM0Kyw zXR?xNL3YrMivHt*gKl7J^aj*gH!H_ITslk*I7;xZ0(q#PRr|Kc{Yc0*>V}9uvzuYm zLtA?6r7!iBRi;It&xuurhEklZwkRCYY9~K0-K9-mLJz6&hX~@+S!McK?yYi>xe=T1 zBtHF(;7`>r3V!UF7HVDzT=ItZ9jgW%kRbY9TyB3gmKo@>~E zIgk+_seAatfQ>AI2QWi0^}U9MCkK29_ahPrV-7>h$ApL+l#_Wb;Y@HS(OsEY_!p!S zZ@&M751xR-!uEQa1o=PWiLtbY`N|%o)jt?WgXIF4aOJ%P#z^Y zfgloN61B1TP%=^7h}ltnRvKD;S(qt7<+V>B##djThBv5m5K6e!D}!N~A#2)_;^|%HaI%w^7cAs% z|1ZN$4J(bd4C;GsN3Ik`f}u)21KC9+4>Y_!4&E=bEZ}lVxL~WCfE5a4`K&3WCysa; zm**xww2beY51$&TJZ4$x3wvc*X{T1~qc6^~l$&Ij3U3Ax?Hk;I!W8{I;6mvwXcQi) z&&IOS7xFHaMTs^biQ17g37u~yB&jCEj0Itf;4`5LcL-6IS=NL|M(-ZZaddULiIGK{7X?=0&A}TuK0tvADsr94t$Sw*ZV3fUUX_zzX(- z>qzk;GA7kKVyHC^4x$+`Dez!#Dl_;Wg7R|GSJyZUov+bS4jZivroC+)^w3K3sxri4 zGQ=(G79Z@UK#h@A)vAtm!xAu3c;)}}{fCdyiNkJj_A54_r=zPNV;2DqAM2J z#O~WC1>gA28!;6=Hn?^WbmUF6x7uJ+=HGLazeSnK1!)m+9s`=ANO5_G}n5zT~QJxukX>re&uh!HfIHi*5uxtf8r@QIRDqD z8M{ce0b)_MPX$c}%g8whsM$XZBbm((k3{H51#8*)b)EmL52>D5Y=Q!C=F^$SSqm8h zn!2*ENsF0gW|uL95y=&jmv^^^m*om$@Jk`zrW8$a0F9=qX*jhWaDriAC_Kni?M6|P zEZT*boHxFu=wf!w;J1}hO_4`YDjH2e36w~Mp3LsP*N~EhpKqlF>w9H(X=hz*r}Izz zBF#<(PR$+0W)n3os5dpY0=RY}GiN|j>woPeIltQTpYLLJ3%2jh?w&;lf}~TggNeqn zkBTI&Ej>zEf%;xfZ5PGL<~-k6a43dEO@?egLPq%p@g5~ng))RTY?js*SjX{DydR%f zY@O-rdu5$z0qgT*ohYY@GU$SuLB-dwgu1il7|%}=fr<^$3_v^^0yRvb zfVM?xNl~1HH|=$2=V(X~<-X^Zjq>_bn8*xzI~r8fG|@Z_Iu^VlOK#_eh1vYl>_vq+ zVp%eB><_*2>+c;wP5Umxk(}xx6S;UrEcSI8(i5grAhA90z-a6UmwGTav`nxEX5qSZ z6{%Gs-|V)jHacB~x|M6aU1tsZMrxDCjD2ZIhZxN{fSda7zWR;v&2N1B>+%tbC!Izj zlv4*dz$i$JF}hKani{~No>9r= zB_(o|gHylHN7C|<%T2gog^$kn%YXM*=8PoKq}<5M&pZW3m;e4WSxNdZIK+dgG(!QK zLTX{)G{nO&+rrc30`DAeH%D-JWtYEcu(gDFTS_09q3Ed5+LnX)O1P=@258!}rV8W{ z1$DBkmlv$}&R&*z;oM!;gs6Su_ zff$V6Aw&zR8Am_%k7sC!>Fd4Q)=^6R%yCm?j+v!^W5zfoED432jyn=faZe(*R)Ban zgEc;-2a5tC2PTMo2;8L~AT&0xi?X3S>ksdI-zB+|!KSb9Ee4ws+kQRns>d zVEa)HtuajRXPUN~0SmrqF8om;uhF2<>&h4gFi45dlBU;*=`mbEx^M^at=j*ppwSOM z2ma8SX;kN{gyA^*a5f30^IUU^Ob&K?t(6^xQzpDogrt}4OT?mZC zxFj(>=%W|~r>YCSwk(nP__scO^zcWo{P;w%+kO1;2XF6TyF2N>ysA$`JWipW{achEs@%;i?5|*`tIP{% zEQ@Ofd#YBWS|34lyDfD1bHS*_kY_P?u)ZlHonQ5az5C!vQwCY7>XHTxwbhHu8t8e2 zK%i#_?ThIQh)0Ezs$P{DlsW9V0?IB+36ptw!E)}u!HcHJ^Kv(Pp~kANVmy|j>1ZB9 z*&JveT zQ#h*XywkEi_Dp8Rt8|kcR}M8jCX__+m2f)7-;{iX)TuGCJVi(Af?-sXk~7OIu5LA?mTj$VvT2z6C118dp_6R1srLn~d*i zg;wkrWL0Yw^8a1iNebtY(>X*?b8 z_r0Noz9M~fuY5&X(EZ%_3atvKpwz0Np&rpK1V9Ep1o=bQ3PW2Sn8q`=rlYa=cu!x> zy{}kwAQvO5uTT{$G9WKA42q(?{AEIVOu~=$cYmNWioke50%hPIe*|HX8AZJsbtM!d zH%6a3Kx#9eRXHb63Ms<+THF;eMg%>;Xwl~(;ZEu_7mS3%(gjB)fFehWDmoih+1$qs zf^G3gsrkcA7`23A&@>L7sH2@Ssq>-hY98~^(N>P+>7S6VxDK;0eW5ICx5g-L>5Hpy^^fM;_q9LuM|N3Ln(=teahu;h-fjp2CR{#aBf7x| zEF|XcviU0&ml0uYe)1N(9kly%LC#dw(TT~Yo3aQQwkiZPW%RhQ@By2BFKw%{dX-j7 zqa1DDfe6ovhhm1H)M&8#Hocy+@w)PuGKIO4O;6vb`){!%$-&^Y;pffyMTJ6)VKS>S z=O<8W0N^y=kIbDBxGXR*L?DLLc!NnJm|p-;#WPym5Oe~g!T#MI84d6IIiFe{KGY>n z8-AO^v_x2?#NXuLn6o*%1y;dFuJZJ-lptzv&T|z^s)wZim@2#TfIzN`#Ap@S8 z!nltRB>*4V(FSJJj+i7+XfYMj3Ho`TKqMp(r|q^)U)(D@Op7_=hMzv~3$w#wUH2P} zcs1;xjwUQ2W`lJi12O7r1%oT0*jIdnp5Ug zR6PenD*@Ef!a$^h!nCIBQwlr|p+zJQ3k(cx_vkxzDDZSjRR;t{>nPYNS?SXDsDBg{ z=Er^Vurzr{U)(DLOFP8kzB~s8CU+fTa!R=_+7OxW*S>Ug1uIs`QDaVdS_4a8%iV5u zczpKBLko5_lVLG9F~cy4MbLF(yEh@{I2yVDVecNx?2t}qYuabM*PAn^Dv5_I88P$3 zFfi=)J}vpl+dFnFTIn~lXu5BDpG_<~`O;VW$}rP{(AWacfngHB&dU-cQ~K%T!`0^8 z$OE`T_`>MQ#<2I(8fN-h?hRv6D`JzQmWlIsHAQc59oT>wI#kp#fetRaK6LOSUR=1%}XnZbHaom^oq=&|@99&nq84`pF@icx)&I^5xWy_(vD7h{Zl+ z6#G|MAATfS#;cnF2f7WRr5!~J$Wrv7>%kgN3t9rEbY%i7SwWd&-CBv*K(zFCb(jT2 zxRHsV@3V^Uf9H)izw^fTBeTdR#0K-t*;4-KJD6fFA1b48!Cxg7B1hdBzdh&f{@hSfGNa}OB{}!z9(aHY&FaL#k9wpJ5 z+{nw%ybT4byx2cKz7(D_&$;n;WBYk&<&V0BBLykh)Z&EJI!pT8GTz zU{WtHSn9*~T9SR};262h=7Bq=GLNE|uz{;=!05p-)&U>cJtFE!H^OGpwREBeH^=PV zIahRfAqZtSNO^Z(@ws)?az}D+LG&%R_4uE2MuDa4%ih= z7b;QY26~ijgKp&I6<_{#S0hYc>b znClJNShLADS!npKT0ur%nRdi5U2KH;&@1Q7j?eJGOke7~tt?7fD44(!MwAUZD04CD zPO3|dvr{(*r-n;9mI;<6E!5}L88n496=4hTPg5-`30+^{)<%4`0Y{aM7&2+m698qC z#{#B|xV#i`Pm>e{=RJd?Insxf(y|k$ zQAUQi>h7Anq`h^l%r@Y1xJ_|0NSV~3qUntA9Ud9di%d+f)xP)g_sPprU%cPBHd68` zPe1(|-wlb}{Bg8J3OMa~WR& zk9{6P9j@;ByQrU-Dxm;fng!+%S0-N+a7?>EULZY`Y)`e;#jcfdFf-#T$xA;kyFZpB zH0nESg#BU|mC#_r!;MEi0fgM3$Qs}{gy41$LDB-lgg-}Srk!Qz(8`fp6Maeshc=tq zst1&-5ACe`gyznMnZC+bhM9IU#;w2J%wN1=W^urW+87;AG58n~q4;DlyR0EY;DGDk z>b}16>wmecVWuzr-hP%DrsGphRircp15oLk8t#D58i1Fv5)lYGPH-+W%#Kiml|o67 z1!<6QOpzgK4oJ?`{)QbJ&wS1I*~^^`Gkuk>3^OgVeO?VyvaL&CSaK&rJqpeRWW<6@ zHiB;f?5~`1*JgPAFLyP}^rgRxVb&M{guOsiB}S{2Zb3-*09IufuAuo%6C4e5Sw<73 z*TPU(pe6;>!dJXd5E{WifWU{1hG?Ju%4nXZ0CJvU?rUQ*3_i72*Qku(RqL|MVsM0f zJHFjOYT!+b&W^;VSyeZcX|eTY)JQFZ!|ZNtnBO{1gj}^@ZU=UK{97NzVqa%6*{JIf zdM|)!;`dsn)~~4#=B;LzwiGVwCEzX;#ir)a2VgLi$>2`(txNogqBh^V&WS~ywP9YL zUiL!qKcNq{#d+S&n9X2<;Bqc*^LR=U~ zH?&TL7L_nmf(F|nrJ5i2$;?vM99wX~3Lgtg^KAXECL5Hyb8=Yjk?P-VC(*64}>oWiMGUh(B`@S!{iUSfsh7Cd|v#2n}^05mqiPyrHO z2I<8vafwdM-l|?+u-dy#y)1XxpqE?)>m+Cz*P%u+vla`HYHW%oR`s6FbC)C&cOe+V zu^#tpMFsSWa=o0hg*uBO2fa4)&qQzUbC)DRw%eL9VTb7}d~JtG=U;57%YFRC+Tn;G zbsne2Aj-8*YqPLruFlqp=0h!<#O*V)!}QhO+u^h5#{f=G`pkji4~eC!)!__GDK>CC zp2UhBvUfArffFi6QBL0*)|pYQ(D0`4fY+haa7T}aBF242bEji7eTA>hH7Tln-pqB9 zsRR{hOj!!DLqxc1oHDB1YjaaAvi}Pjzc|n@-OW=Ro9U~)H`hg#1)_y*js?unWgKbx z29R(eHjH4VRBTj6xnlxTA^ODxrY18>v5$(0?ZhIpyaLn)o6uYlL|0NMjB62yC<-D% z*1U)a1?s9nPo*&v7qG=rCFxNq1uKg&QScGy3Irb%kh^u$((;SzT#&&0G{5hek~sO$7NQl$~;R}o)yw~dsM(%w2=vNb$h^_2n@);9;*3f8aFRyW&j)EQ7m z9(HoN_o%TH)L87h1?xKf^e_G6-JSbee_)3dOS2fSiBCGkL-T(BT(S{lJZiR$ienr6 zR%BBJK%qZAZbASGyep!hxSriL-Bn+4!RFkp;35y|Xy_|k;}EX+gRu34(xR9~_te}R zsk=O2o4dy{qcXbJ=0OG00nTX*DM;XR1TVq)0klIWI#UgqANNg@v`8j4(l&ivuZ$|~ zw2E62pY%l-l{wjoCYj6}Qa1(~0VT_|lQp;x>avs#Lqa^gQKc{9Zig<*<_Wk=*z*v7 zw!!J*d^hi@b66p)B(b>3383B0s5YG%8b%A%ff(}~&5dEtg!J|q${I5J=;6+f`}AOe zQKhfzwNWKSig8Q6Fr!+RrjU#_;j)ePwOX)#oY`%JZ6Ypn50y>x^hTAwh`SxS%&3I( zh#k?z7K-V%zLo;yw~|&_nN3sJ%Dcl%W5jd|W<~%jNe(!gOkgXt8w6ogCPK6l^0vBiq$)l>usRjiAF0?Tw2I@ctj7+z~&eMqSRn#BxYV|RJGI(wuI_7y(<8=bL zZi_Jf1+o4q8FP=G0KICO6ZGo0|EG&r#A08^|3>Sn*s7jVN{VKMwifKu0Nhq(HGzwmjZ;jP6fSRsFagSqa=)RALP$Lh7H5WCDXZ#I*mv&S zT5k>0xyV08RNYyGqx4@&R3&4K)}-bi@fCNQN|2KF*6|V&c7t7u#c*=W*h=nGOQhDI zECrT8!e>zqo*(yJiZp+Ex%U>V@Uh(TmH%Wt=KzV8(L9z*^0^2#oMV@*}rP-v$zv9zulxJ<#9iAHaink4SNLdvU;ck~c*nF8FZR>r2L56VP<~m|gHjfG zEXB5Y5>YD3mg=d@LR~0Ck}t3L^0&JfVEQue?eAIiB^(1MV3+xnozam&*lZ%LIgkM1-1`D6-$rc?9{Jo~T{YHs9=99{l64~XR+orGZ zm7S&qu+N*FPD7uY*R5~JmOE4eEz}9aRMBubu7d5gzvxSZH@jT3yVz;^GVkql(Lq^f zjnrS3HKC1QCPt4*zjrq!Y%-w^IxHu-pk+x4#+-5!jf26|sq#ob9U&QJSXD9Awb6eE zbVx5U=aum2^si)ov^!`mWX8rwYAf)(VS5 zx9?6#%6lJwaBGr+jTN8irEJ^W-SnOMp6yP*;HIgULasCW>nyyUfl#s3mC=0>F z^duoD7jgVRSpZ^17-K|U-^OGN>M>I{1Sm5($DE{m<2&D$q<~+M)InCPI?A6`!DEEC zgCJJlKz`e&{esz)_=>wtB}Phn>v+j_4V=QMS15jCpl3z&0J_ysJ2IoPloeBWyH8T? z=zC-DEm+~{r+@K(p6}t${jR@$6$^iwC3*76cg1Jk79-7e@VPWE6ghCsMfM#^MF0#j z3!)eRXf&eB3xuA$_wtG_e^U=3*bJ8hJz7WWz#Gb)bH6lhbYLXwy6!+bcrAf+cr|BzvWv6KYY;3yAeg4JT zsiAJ6A8b#)4nEmXoid&sFd0G*I2Jd=?LPa1GJTn2z2dRtpfv1hV1hE&+QAh`3e9#3 zdpA1rBqJ3~aL67Ea9NU4p`M~6f<&ed5~vtiXoryd0j_Q;iAcVVBqdkCT<5_I>IAi@ zroyzSh(PuoMy+xn@HkJ0@Pz{ukU&?KxC)UCEFdVQfKBsqGR+Veth*&CAAa;-+?u4o zAw8j!;uW#b*GY<|8i)`!038EKN~b%8bIVU;OuCqcRe4#Eq?o*!OvEc+h0Od4kryl| z%$~^&Bms0P$rYYDDQ~{^`nUhsG(<-Q0Xh`|&0s06oKC(dLkw74Uf~Vsd(t2QSvz!X z9&6^zzaIYE?(UzGm9)2x)!7a$5`(qO%HWia3NWy7mVsns zE?D7Xq3FfG`u!cMD$SzY$deC_&%DhC&-U=SBr8NhHWN&R;7I+0@~iFxc{VMPyoS9R z8*GB-J~*!I^7?gUO-?n)`fsKtDDs3?;Eu+lI!v4zekRf~?{Vy?9L)*`aQcQ0|KPF2 z7f;=$$y&+$(Daep)2Br9pa_Q7+n1F0U*NA67$P-~>0b?^=ZsccSi0Mg-`V$FeB_6HdbT}B!ZH)AxA89**#SGme^|* zh)V-C4TUqcPADB1@eonQ5r}sp%R<^{e%vQ7cRDx;+$FB?mA$3~wsCWwy}hP}aKfue zBoaOI}3`c6`rcP(YkGmx?zxl&=4oS@Se)!IN zM@5q6BnAK5fA6#*Jv~uk2kGZv>M(Lr2s`E;%lCe5{6-+bFg2quKFrW$fxH_-RIo6a$6mg3%(XGo32+cI7)#Zj_9&j*@IPbPDeQ2S_ zr$hlciFLLKt=nyziI_3_-vC2M|8djGR}EB`U1^-b4acr|JZSExU7i>ie)W^?qql$f z?xTlqKl<@U4?p>&fB3_lDPmVVC$tS7n{mJmbk3Rh1{fF;AdiDK}AHDVd zqj%qW^zH}me{%L-XCKgiXXw85=J#HG{f+7St2f{Eicc>7$;S%#0WeiqMQx19UeaEt zU277M)VvxNNyk6;VA;pMn`LkI-`#xullc$WBGh#96gft*f>R4}<8>i4WYKo2c{zy6 z<)4vXe1>s=${EJT&m(rdicwp{6x|3)H$@+-h|id;*rVS%TP|g$BzySe8}I)5M{j-P zr4}vCAV2x;$L{y5(=>hZt?zzwdi~V_3HtcSTkpN+Ez(T?>@B?X&2N1B>)s?c6tjPq zG(WR@m+yY-)$hFe%}>5}+(94j-z3d%#F-%A0r~Ry#sBed`t!@F$JT=fUrO9)iF;+6 zcDqle@F2|!K}BE{Aqbpq)TbZ~p`O>Je0XZ$q*O!UChQ}R{~-Q2do17zFV^GW?Wv^p z>XfSy^(JgNZyiT$HGnm*4h@L2Z*Ynkg+Syz1r*|lx(vwyDf_H3%~@0ZoFwjC`Jqq| z2k4vK>%*_T`i2tVcVD0MSQmKr-FJL(+pDHx+fl%rBY;fBwHshqpfBl|u2GkdfpUNV zwYNiWJ`fRRMT1)(&Ko%o?E93pvq<}r;s@ppgL0t>Pr)E=Nu2yLpqjeE(D*++=|eIV zd-T8lhw~+W`S1RUzo9dd53+Z&oljZp?k-%BJ(RadNgJ4dbIn1V=z^ojt&9ykFYX!l zeDl9LU+C$NWL>KV$4d{8aQz04pRWrR<>v84NzLFMTwliJKh1Ca znD2fu-FKfko?FgOR|z)(H!A;uE7hrmXSdz4TJ@V6=40IKn1mlZ`1c?GhUqn>^++_? z`-vF>F24>%=fKQoLS?kTXq68m{Kudw62;JETCD{IQ+N)eq=rj55^-`ZYtbNDDVFTY zxwDs?zV*hdZ~O`VF)b)K`#xWwe=K$78k!}dw*Y>H&_zdOUQ#g)>$<}7eC%ht;OVF5 z_VPk<>glDs2;!Bq2;vpN%!5x4FNA-3_nXYt2<)7EE$+g`3G25(dv9H$`kwvwA39sl z_%ZoN-Cx;*vnzWLR~C=yr`y-&AAat?{h_~qWx>9W(Cxu_;ODy#M!3quXQA1$XG* zK7FD2r}S?%ujScQJ>mW=|E8C5@#A0i^1to^-UZ+H4?f-Zz5MjEuY3`rd|q4fmmmK! zsqQyk7xOwv6&TO`c?nX78Kk5{LBdtYR>=6Yxt$P^QifVYqdUD-(UJWb7{ZUla~Yyk z%vRVy5QWRWP&TXMX?*+C;Wal#Fo>7=d%!v)p1{+_3HHEYI&~6jd z_0d2O~q@d;;3=3wG+O(u!UK?y-5=$9eCI+jW9`)5yGCP`cGW%Y{d z`04R54vG~o_!#vBAP$>GfsI0uYA;GsT5tNxgX-h5kA1vM66!Pns7z%v$rn>qF+8Jw zXKYk%EHlVzK9kh*mM|~T9?nn8M1wr5 zah#nGhuTDv>7TvDrOVyFOPZhg^f(5IQ;OdRU-?+5{pG|afLDGgaif`0NZBiixBINf z@H~}C(E8@J)+i0NfH-x78b>9rMMX1Yv{8+k?c&A<56-^9S+?@@Ws)>+6Zd@oz@!-( zizC&xa@NBo<&K*KZdLJ|&ZKq}oQ2~>BS2@UhGtW%5wr&k9Tc8jqU+EBQBm2K*S9Tb zhBAkiuRcJG>&>|G7+h2f=~Pv;9p@uPCmS`7Mu;M78~BwniY8Sc>yY$Vx=Mx?4Fv~X zWpY-H2BotP$K<1TW#GjGVCMYG$JMUL^+)4tT~$=lSLIlySn3%syw-vw`d9b&;qcdz z%EG?*b5>b+tfI2ydwv1rR^a$I40eI|P>A7i1cGI`a?~me3`uBaFiZ9Eq`d{bb%ffGZ8EyaTS$tXcmG4>) z{2YrfbVsD7Xkli&j)Du^;mi#aoibuUlUPp>NMIr6FZBCYRCnp^pms9(3_iVC8yqij zJ;l>hO1i$&Sl7$q;4%{+SRBYzlo>`ys>dj`DmomBbL&jVdI_OfdY-bYBEjd?CwTVX&f*Hf&tGr|F_J4MkNmH<6wL8~H-c z6>=fPB&K&6@x8I?)R5nx?t{BVM#P~LLa$I__`jzf-XgATV;E_bGI5!TQAu0xWwHLx zj`%3eYvC%l+zh^*)CO98T{*Qoa20T=A%+2$7e+3cm)n8{i_A$`r$#JnNtN)hn<^5@ zG!bdKuxbyd`a49iF+mScAu3lo~PmqzykZ-Fz%G!wf=MMnH^;TluK1GXZQ`EqA725aFU>Xip&ol+28-BIprF8w|bDa^UA$gO%R^6Q%q?|INH91iVP}%!{Z8# zlfL;r_kvKe+3l_@4ULojeLvHJQ1W+~Z`2hUXW3PMZUv#_Zp^yh(P3%TOo#(JEY9>0eYC(fyir!&y1I?2I zq6a+ZoDzg=Q3cSTu`mmwHzL)p!JS>tY;;nHE?5Q+5BynlL}K>bAgclmjvr6&8Ydh6 zIxe(X@4J%dBXEGI!YCdU5t$3_6+obes*;lISQV98((aw*beP3!z{3q$Q#B$(bzKXJ zWFSy|hX!h0NMzpVU;WnjCeHEe)%mguG$fe>YoDJAu8!0h257U1OvKEed?0!(xGGhR z+VwQ<`qnROyI#d;MwHYzAXm6z40XlGL6JilxsCm>d+NMMpp4(1fB3il;6L0ZFYb$p zU{*L@v?}P@6yp^6&>pyPZYrF8Tj7We+|{lt9M=%DA6V;2$bwtZm!NDT?SZ$7ab#m| zSvO2ORbDtL)jh>2B9*?P)#y>7+!Wf;b*0XN7FKoys9H2e%Wi;B9Gl=??kK?-L?EMX zbPi=1^+RGhihnkR`6L*xk$Q$_wXq?A#R6R4gc8(bMg~8qQ8--Kk!x8}Q+E<21+fis z-?}<|l|6yUyt1GAN9=@nyzKwK;QzlAzYw$jTKxUsOMm{aY#Y-J6D~+%yrB_LgdUhL zYBr-YMPi@2uQuE3rn26;GQ$^dvFmjfN*-1f4})cqOIkhstC}7c?W-vRJlfl}&HLI% z55MzU??3wC!;jxxVAa`xpw2K!+-<&NL!qz@h>)amwE?uVCw5J-_?9nh3rIR?GFQ`v znAr$K2LTII-6>`%#`gMOv+bGr0sb~u#^Mw&`HM^}R9O?oH0u%*HH*Q;+JIycqa<#j zEus_$3!yklMcdq%ku=OUo|e4hrQ{G=BPnI}Zfw%%mur-W^NwVTHj1X^Gv{mka-u8Q zR`46tnJ3(*QRmIw2yQ8}KYIcY%7fXwKNF3D$z$6=k=zbJ1l%c<_q~cmsr<_)DZy`i z<9KW-i{%1*uH23HeQafN->Q@4ra=GRx)+lCo&TENdH2!qfib_2-g@`_M<2iO@F$PD z4?l#XUg*JSN8_4{&0CocMQFOl`v}qk%FlL*Q>e4dmj`iTW;_ppnXFZX2H{k(E)26~ zc2Kx%yn6@yqpP^^U}?AAt6of;;YoCK-f@0>VP1mvDT;rSmbfKVsj%g%tvN3MPKg2# z4Mpj+_Yw~;@92Zue8ei_n=|Eq4v(|Tk;A|Z+L{bFSoiB0A2gr+2M6)kMp+O66pjev z**7_+VpX<|sZMn`RyJx1%`n^PNPi*GvX3{UaUS}=x05SH&jkqqkP}v@EayHaWNJIt zvM2%objTaadQ%xkaRTWffb?zz3rhVNb$DKCZ$Z=d--saKuuS1c-}vA=k3RZw4DY`6 z-kZPq?njRv{$#b>qKH2l!-%Q4IQvv5$-q^i*B~y-SbI}-JA?nyc5FAf@spTRAzrgG zm2IE!&U~~LCK4f>;SIU5TyfD`l;Wg!R-0#j;#aL)KZTwX8P8D{ zdqm3~QDiwdX#?uboWv!f8%B%b!y$*fZd7MmMK@M27LtmEmLYZE;6#*I7;0!NPlNgq z#&V8HH*}+5xV01`Ef`#%07qY)vI)BJwKt6j7w3~zCeGj#ha#^;HQ!%H}wwGYk5+3f~^3=#LSc5BH`NtR`&6EB1h_I%_0t>HO*BZg-)d0}cS zufGpIHBZsukI*DFh*5NasU3PW*;Ekod$$muSvQ$5sS&pb!6E=A&sPDwA~i83ILqB~ z>QhVT&V)r9t|>+aLmNszggUJ!iZ;9(zn^!Q-QCwnt4DbPYAyA)7w`>`KU zn#eOW-gj9GDl{>#@YWOvE!v<(+mhghY>>K5(R>l#quVzGhKkZxl^L(gQ1RIgFlJ&V zJRe0o4QrEoDsk26=eGx(SUa8%3$e*LXT+BdS2vhFh?$EFo;Z^&jnQ+HrwN*F zDLrsARU)d$bu90$T%kx&mvJYHP&!__yOGx$k~TS$1wTqtS<*?WAq%iWiXe`F+_Tf| zA-ADyf}Db?k$EA^kvC+AEQo;ED1DGgg1(?l@g~8xg;%`H*VujS5K!_J{$!rU3sCDx z6C0N{%LEul{0tM;9%~2Te_M#x=Bo_-9A&@{F zGf}jk+qy0g1%;hzU=qWS2LwweSIC?2P=00Ql#qOn9mR{ZIv5g^P84fch=>P|v^%zz zBYV=^6mSk0NUmv7zXt>!I}%_swLN@j3f z8yzMR5(3%=jx=l`&fys~GvTVXd7F8Yr)KbAsW?Mc;5qz42z$D$S#cJ3jSX7lq4=~7 z<8N!Ek8KqRcc56IE+ta#vw9KM{V7a_Y6bTyoJ5FY_pUT+*>^9+rMyKf%f5+iIjT8v zvG&DWuc1H77VNhsr#_cqhNx$(Q??!umI~&O^0+oCB&z%Rt_IMG4bK%CI`MAW#qQ*3Uij)GLTd#+V-*zLP7S9xDuC21C@hc&E8qPL6 zQt4J08mKhnZGJ33{ZxiIgGs3rSg4?&3g7E!8@N|vKYRum_hM!qGPNe-aI7F{utRh# z0F4kk`E@bTM|ig7s_BalcfWusdiXU zZL@GSWAF4p-{cvy&^eNc-Y}qjm9;&W)~Hx`nu8Uym##gjcekFNdHCM-jckr-q9+C; z@-$Nzqb(r@AfD-ILH0}B1-Ke*@_OQS>M)tnH|?-EIUY;5eo{hXlHr?pRd+D}ah?`d z4_-Xlhru5lKC6Q{wnGfXBbNpTi)%|PQ9vc+MH!CLXZTQCO_V_W2_2ceBQTg5$r`dH zK8Zl38{TEsym91GwnGA0 z2ATAvR%;f8Ev)f6kEmNg4m~X`_n9MqB@KW7vBXUkFF6(;BDqOB&-O3-X8ir&rT_1L zMK6|O`qwW@IBzw_bu%_-oNbZBIn-E&kCllKP@S{ zx#eXkuI>6|Nio{h%hKYa>z8pmhFHYUL+{+eV;O-XPdqkpJOuILzWxvW@sHx=4_^8Q zzm^yaUw>LsQ)2(J(|t>etFAsRT|)5q-6%CCo(>nE_VfSSzms_OTz|KuK=tZnX<^Cr z%aY0xyO;g;{~doncz5@}J9aPI@5!J4<-d@a#_d1tt9@a8osH-sPp>MlA3<|mz~^eTEXSwBID>t%m1!lmQ+Hyco}Kp#CpX3Wv9)R zRutL4Y`-M`{a;V4k?mf#-&|k)>F*`>RrW7CQvYq!V(R@xp7vx~5V(KY*^(sXcvqj6 zR*Ja#w6s+5`qPrCRM(%D6pUZJEG_rBy2!K?{rY7|S>W}{l1d-fFH0)DUA-(V2fcn- zQqAr9Wl0sitCyuEeEXN3EFdyyg5dIC;=~FyN?jNNB&Sg0iWK-jGexA`%l^_oo_~1o zxBft4PJ8`nNkz@;mn9WX_Afg*g|sTk)yvXK_}4E>s$gHdERvPv-hw1^?_R(5hyPAu zD`)p<`5Haq+VG(~=5w`o>30u4bo73iGk0}~Sd zcn_xeFCQK|zYCg!(3q)+ss&HA8JB{amc0A))4%p&EL`M6@z-gU|9&j&)$j4-LvQxt zKSmQ3{(#n%+L=)%avS=@g>{WJ4AVy_XHCQx>>VP4S8l$xEOO;}>niv>)hv5;VU!9EeSFd#p zcvS}^S52z0(JP4uc0xeU;1osyquJ2v)amo6C$Esem{L+#-3TDMXjj3|8NYQgxJiZs-&{6m42#TPN~u6{_7XP?J33YfJ&zu@x}+Q zeem(4n?wbG~Q*wh$e${Rg>$j>X`DKG+%UV z%A1@FwGuz!@my8?@HkcwzxGdlHT}N4upm13Nx!t!{W7Sm_#BgHHb$&z>}}mK!T?&m zhVbaH<+EP_N4WG})xuB6Gt<^}(&xfhyntq8YEB6}^v~js^XLn$Eyn z$R%;Z_;o9k-F>JkKjK#3h&>j%fT)}2u41VOU%Mh?XY+?fyU-ABg*OjMmPd~1m2E-T ztME_SuTf49=#(aT9z8Wa9c_|cuBQb>8;(D1R%6sWPPB#GMbNZSp8*#tGD1%?1i`s^DK6i*Pw6k zkGgM`H@=K+zL~sHa{!t^MRqUmTgGEg!-!;0r7-=OLpDy?N%q(A5>Mag z^5{k5lnnQ-#oi9wrc-M~Pk@VSv}rw@Efp8rF%Ny2;F{r)p%HYIYH*ycqOcGIm+|02 z0Je3NV7Y^W+-SMgHy)sw1|74}4~ypi?2IGUIrqnh)0XRfbMxBQyXF2D>Qlpy$wRd{ zGMxw7&vr5(9y9b^`GEO4zhv;h`9yy^jtbW)gtgyw8MU`uq+Z;7Vr~1N366H0x8SC; zpn?;!fqbo7O|nc^FB|}2mO&f`eL4$^Qjy`!L5krXAWJmPn&{si9!GB;;cVJre0XX6 zop@3EmmIC@7*Kt={+0M|r{5p_&G`M(!EQs~M!-E`TLK)|a}vG2ziux)3m7p>IG=wE zs-AFP&#`XFU)&6YE+EhBbeuv1NGlJ}lu6JOLWyy;}X<-S`=+4`kxIIy7`$og6Xp5O9d0Egfo(4ji{htA7U4P7VZp^MD&BVd0XO z|I63~QB*-97>F^b0Coi+3i$!^RFt`&Op!;hG2kvVz34wu$c)gEn+l{`4nn%&>6=X+ zK#KwyF5tojo@$O4!vc+yh+WMk!Ltq+d&5w{PT*fmfz0|y5DS>HqGR&Rx-_?uV0pAlKYpPc1halaq-=L?oa-U z^nl~yoL6>Dfhk{nx4Foh1Y5p%nfmGO_x%juouUfreX#F*psX-_YZGWqWb!SdV}P-| z6j|+}iU`%;|G_)I{^NJwduJD$-!>1#Z9Ax;bTvGk=+b4r8gp3#Z*SsA-71LP=7QK+ zte;*HGs361fH5B=Ee;9^zR5q3IC=4A-2h2$b{R`7%?s&~^-J5jHR>1{O+a=9S-^d! zJLM5H9^pAx1=cp_!u*RO0zkQ76gQ8f&0vf|ge1Msg&-jwxrG#h?hIDWDIoG=B#W@A zF$q(}xN5mWB~qM3q73_L&eYS81UUg`*rY;=E=y1f#bH$DPBym%6TCAE=uI6kYAGmz zP|{^!aWlqo@`@-2IE_^_r1$Wba$kqO0!@QMZ$_G;7IL^M_GR-NYZCw!2R|VfiHf+z5N4PR9{_rnlMjuDI4*;0#A##+?V^}_RQxD!WQFPz zlM7kxDs}0#KSK<3&|}^(prleQS(@8!j48POCU|Kf-~8bw78}Vo@FnsKcO>A;;Du^F zF)|2GY65egZoc`GsN`gZ*JYK-sE^eKqNi_g(+z(TCa8~FGS7V-=T`@?$`x5c|{YgXx z3(TlB%2R<_`%IOhnOJ@eAm;`dD{rlma`4`aWMv3!ETlnpJJvu>)X6y_6EIPN-E5)) zdw5)!QJSms(iaoY`=!>F7X5u;))wN&YIBBOV`RcilcS(=a93TSHoab(pLbl(C7mbS z_}ffQQCvo@>OWR-9Ozal6gdvm!-C~CH(<_&Z!x+3zFNc!f{36qWdQD;MMOZ_z?oqO zYXG1>sMYWS-MxP>i=@Nv@O(A#Cd&K*7@&LG6dz$rT?luoZ(elGA z2GR`q>R-mFGiHI9n^8Ays5O|WH}4kgrXJ`*sD#hj61b&UVHFWgVV<}(_#Aph)}&KY9)&*y`SOHsE;IoGxkcx z!?l}|3U)7}sZq@`$q;^eZ>-VP`2HO0JibM4wb%G&=qU|I1SMsqrfUpKsdXb_&qDII z6TaPIuU8u|`IuC7>JaA8oEN=uJdt+Z~ieG4>^4;xR>jM*R?b2>ngN#F4c-CJ#1x zi`71{%e>(9Ok)R~Ey~mn))WCxX3Et{L!amznK$O`?I$8-dq$vn=}vb0r~XJ{+A)91 zBD?*ATa!oPA<1FQ1YMM~LU++!Qr9yxsr^z#MHh8=Pop~+1(EIO)|wPE^~V5U=;bPF zCzPkPqo{wQeGJp!D+<7+W5IHe*-b`Yl?`Lq?F;EyYpf|yJ6H94qn{pNj*xvbf!F6a zdQ7@TxLu=qcCi|Je3cVHsEU9|3Mw|YS@oJ~_CVlABVA!U4m(>gCb|t+8i3l!#`JMV zle3;?^z^yyfRp+fxh}mU3`~*18&5Omb^{w=hI}$AF%R<^)~CTW z!rWyXx12b)IM3uWN8cPIE4)m29;bp#uv8)=71t>GACxre0 z1{LQcIF0%T`UmuGcq^7pnj^8wKt%g)nSnrQ<=Zs-E9Agg;>;A?EZ}flsHB?`ZL!=g*NSz9U*>j~e zY-+xno@U#DK_PUDGbsl@VP*5ea%atC(%BGxFg#6`p(p!r19CS+oRTYHSy+VpwxS|T zQw01gH(R_mU5yB;$wN62JZ3*~6>obw+c0qo9Yy-UQ`4Xd{9lOtq83=Ep1(QUwH0& z?|=OCzs{>WXTY4j268ldm>IDPrHdHv7eWP^k1urJ5MV?v9<+MzNZ$VFp;}$+!a0zA zS;58vvJo!9h$ga1fPKcDBWVPhd^fn zq7DY0rKN}E3%a3;de+H=FYWiXjKHXV4)>4xPuAyyg1=#mELc)a8&}NU`k>iAhd;RZ zoXdAl_Rc8kbyd}(?PT9gz;EXU$sa72LXSdnvv-begFHUfm#VRa{fD9{>dz=OfjWse z@H9~Nh27GlKH^9bD29r!_QDucSx|scy+hLhCMV3#WR$xj0?<fC_LG6cy+S_ow8u0`Ya6IsW9U0?*(Oozb6=my}?zuuVk}-9fB7 z(P5pi&fpP=h$1j-Tf&;ac=|?&#%x2;Lj)EMcWfu(ocT_88jT_F7i>Ks8-f#;AUKhW z6kcDUnc65+dm40vZwl@y0J9)Y*MQ7REt(0kF_)HAGiGDJC_(=e6g5y5xKQNmE>-G< zC#MIvm=V2rF`zyK8N`rmc~HgJXUKb%aKVUu9rd{(C|o=u@36P1JTsIGszhBE zzfctCQv+@o6*wUQ74(p=0O-NaV%vI8oVKukWkd@(HrN)Yil$+7)7pp#gDADN(OV#2 zbP%ya+ysJsLMrf4_A)9vs{=t53-7QPL6ns9UHD9+fi$m@8Z@lYNMT^q;jy%~CGHS( zS2lAk3=ZkQI`EyTL4(PIKtcv1QZ$TFj4=aTqzne?U7UsY%e!F-6J@9&(U*$d8&3;$ zS*dHV{uS{bJ?6SSDA2Y=_a~ESz*2=JM$APu)WT zE4ZcQk=Eosusv(kKItakW_DQt#-9toHg&Mb7lHn+gIO6-se|2AMlgckQh2yyR4WnJ zcQ7szq{|G#ynv%T?86+3Py>I{K1y^~HCd7h3G-6}^#Pj5YN%;P#ZWQ9unB@WEapZW zuyQ$Jx@ahqR9kTm3!=Y13RvYDoKq1fh$L^v@^= zUDrwu4KEGQ#%yG8LMhE?h`g2*ipk8N+x%HU=&iA*)J5zmgqecb7|pLTVsI>0Vk~Lo z%CU5NzxQbZPhp_;isqK4qjxrw{HV%QTi&S8~M|g zmddO=i%du^v+*Qjsp@X>r`-|vt*;NC0W1nVVut$`MX)5_Q5`)B+7qBN)Pqfb8f}q< zdxU;VCZvp}!(60^0SQ1U%~3R*W%DecxU0S?YV&rz;Z55q z*s!4$BqWMKkb_!KqMkY2z4bkl(@LmJA($GKR+{h%dnzCf&@L`p&7}qyBP5LX4|A$X zxaY(3x3b2-p#-uk(#l5Q&_?el)VTG!?f3{aJr=592|DbwgqIWeH+C*TT08+ zfvF^=1Ml4p*6J%A8q5nIQo(bqK^xWKXi(LfD7rezJBBJL3jircRsGzgI)?RB1{DJa zjjH<1 zDDzmQ*_dKD>rj23A&1|5>%${$)Z#NrK^Uo#dR3#_8}%Y>s!&K^!XRsgrHxd~U*|<4 zOLjrUNj1A+C*v9pr@(vna6zamx|u}9&@6rc7!|4z{3m$1LX9|tQl5@L05qrDEbpZ$ zOPtF(+=}=+@uK!GIi_omlOddb|GU2u&;9iAe62JNQ^8G86d>(+vh~wh>XbWebU*aA9d}ne4RLP9(%9Hx4!i) zXqcn{ZXDM^0Vz@}-9Ay8fB9vdsv^{NqPe00y+2=5uU=BX$F?&aP&8p$2Og-ZkT;|4 z*}A3bka`OYPm2>y!CYd5ovD$^y9Jv$L}{i0nmf$&2()#`K7C`5A|s3uh8Bj4t)Iq7 z7NMELIAd-G|3p`0%79r(mIa>FN?TT|!LA=Y^%ubARvh;LkByE$WK_8goVdbKHPu51 z*^Q{Fn>|z4hFK|Fr_tCjohjT<(-2pj)NI+Rs48U{1hbs2*JZNE0ZoR&(laIq%zEo3ln#Xevib`VfKZ>~%&9k}nrWVl&Fe%{>REQ6f&>`AjLX%8 zwKaZ0vxLKpM92&a>L!>v!N*z53>vUUiIeKC5PLeTnQS%asUo%GOe{$8c4-Mbxv+Hb8t758oR6h$A~sVbMqm* z6W^zH;7ffx-Hc%ijy94K)Pr(1EI5}UAYEmilxPd2lB&F(z7-T5rMOhjX%}e7@!Uum zxHbhVZz0TKofFE#?PeX~htc!=6teMs13;3(dF#sWS}tXZMhDT)D0N#Uhs>YK(8at{ z^L?WnM`eQ*5g{X>m7xm_u7p@j92QwQGE#EE4D)DQf1}T+!4&YNgOlyQV(r!3PAv8@ zC5j)ZTe6oQtGbWNk5xBio{KzGt=)@ndsC5zsyBY|ZFRf)@?%vFsQcJI|L^(r-Z%cu z->V^v@4)5Y)bpc`b zvHrdN{O|sY|G#n>=2q535Eu7W=Z;_gSoi0HI7cV2c9&Ds2(BRn;Xy_CC}R^lEl$ks z`x|j52_>`G((Rp`BKhCvCn?{xq?-ia#4N)M;Y*ia2|M+#0fZ%ci+QViQdU>6VA*56 zBuCp2VB12gcTL85?Zj~fV>TyGfVW#>cHQN6$}d$q8y?=zg=lYDR5*I3V)~DGgRB(Z z0yZ%D*SR1Kn720ukW4_vIEuS-ECK*-XPU%=Ms0uzZfvhug5iMzN2ylqCENjnW1V3D zFL5th32DxzeUxlPKq5(;&=w8C#A!;LbfL&+nduU;?mn+1y`zXEGAV#uL`G44;L#e+ z+ORN^C#@%2@5zr|+O;+$5cbVw05ICAsut=^oY&+v_ocDA9PgUL-vhs zFl!fT5+tmR9xSEI?E-p~v`jay+&Fa{7EI7xST~`;mF}yhG1zHcQdTkNGIVq;GvU-> zH|gL7v#2`Q{AztS#+AR(KBr78Hbp$ifAY(A(rXGK~ z;Z_E(k+Gc`FzB#B*v=7c=^p2+|NE+X*>9AO{L0@nRA`G^7js|}t8HN@rDZZw+|nbq zfmX4bEr`q6ioIqV^`q?j}D)3ipDG7Yfx4}?21zxR$7#z21bfnmGeCuzt_d0vjCK>yNp>3`b<&M0t5ZvpQ(K<4lbw8v*yf9x5sOV0dE3? zKqVO4f_3fM;CX2AVTqUWu?N0;`q_i_2M=F7IcQD|*b*opM3Vu4CVJX|8R@E8#fWV2 z@ljTYws-xFD(f0mcoZ0<`PL5Q!%ae6DkAE{@It2=tdCFf4k5{wsEd5u`aqxg?zY5s zr+*~<4+^QV4{>?gBiTa|b;3No2tw21BF^8?we29BTqAN@J6ePIU>a3LNXoccLl9N< zXAurP^ARWSym~9}`$|%nN#ci~b&4iLSdB7(;LXJblgUZ%mG0lFaP_zq#w1?!8gQDi zutGu>bF55ZJcEAY3|;Mc8pAvU8CMbX0{kC#e8L41^2oKi^fZmo=8K}--B!31U>mR* zW{v2BWfwAuy|f2%a`d9^i}f2EWsbEuFeu1#Pg_HgQ|Yi7WKD|P`J|u=M_QRU@h~Ph;0hm z5n_a;l0#|LIHY1Hh+53|Lkc_0=O_803wS^w@=E-p)`8mbH1zIAxDWhU=H&*kAj^xM4*(R#8JKVY`dP&TM z4Ta<1s?Sds3*ue9H-RZ4qkwCGscsAKmjF%=xSG0Zv@N#iJ@sBlw??Zm0<35dM}Qw8 z0G-q10i7TwHH5U%ImpuadEy&iDOEGT@fGw~#sv5(%mkxvLi0)VvTWdn>sdeb=6$W~ zpi{6DK>DyIXw)e{{%E(+hnFP4B$Z?T5Z>P-E-~l_>JJjD^fKI$iO5W zn!wZXvW$Bogkf}wDSV1 zgwD2CIxJEbx>9z&I z@Nug04@$lfu0+|`EEIW8%KJk+W$~6I@eCJ-tts6)`wq}Wwh3pOkdvyedQf!0ieEuj z#yvpvFyBNdAvp0n;$e8EAUX3{LGry1j?^%bQV<}eDIkEtzi7idK%25#iV9=_|(?+%0iFsN+Azjc%vYLolYe%=9GF9#j zKsaAB)tgJR6DmJ4I8FORfQgkFbfuNjxQn1E*PODls$Y6~PB!Vtfa8~8gmh513^=l$@?9Xej# z*Y*K=){bQ;Lca$$OZkNMTm-Kai%po$c11(i?uRX=sUTJV^F8P(z9w89u(9;{(0b2o zYP}y}iU`%&1X2o9`T)dC)av?M!nb07A`(R!K7{(PaUuj|;KsU8@%lq!g--ThQvK>@ zTt53%xOzoJ@tsJ{P(joup@d^M@S?>>(^pcBm$TqAcJtKUve@F=jcO}rwpWUv*9zGD zAr5})OjB*}`%c2uLE*sL2v=!6V`@^I1wUwPVkzgsyLG4r2CdSc#JQ1Fye?e5cMbKS zo^FUedfrZx9Jh(T=%g7Fhv1aHw`M1N@$>rAdAe9l-XEa=MDYGxXrCx_OPXrP=qDz$6+iCk?2^D~u( z8XHJ*mCm)b8NE?%&yO-dMitQM7XSmIiGFxG>88}6Ooh>i-X_>vcuAp+i(u51A3Xcy z`O^o_UOad_d4o!_%Da?AzjFcf%{_qqYp&MMhWu@0ID&P#xcB$yd$2OBb5(k1lS)y# z(y)Iqe}xLOk*;#7U&cUSxpMzw;PX||QT6|+ zyr}-@NiC|2I1E`@OK=fV8XJi-Pj|y{g*1cwS#S`2`jRdweB8OBE0J1>! z$+VD_0h12XeQVf+6j4MdNF=4n&yq;ec;IiLvc%+b7&?=E$nxsX+^7+4^;KhzB$R85 zFY|bOv&lSk5^rFvn~A<$jltxw5)$w00_cspaL`MxOmF zt=x+=WZW1wn~ar2^~x`VsWaTCTpRGs6(DFv>1LI3LB^wH7Ko9wq;5(%l6j};CG1v* zNd}&3V2q6tlO_f2CX)!c@AU~xXC$uOsRe*mewZ?AaYVsLw{Mz!c*MfdU{*61uem?M?Dy)?{|rChWI{;S zMi%m8>xjr)bGGe)IEuMWW{-n-=bszgl z=NwFCt~6C=AN%_M_|KK5>+EA07hAXb&hJhCY2Ai8|CmQow@@xWR<)BZK32C+FF#gg z1ui~TxAV?FmQLO(BYgfbPqNO8UVf~~fn0p7ZcCnj%)LeG@TYsV{$t0B?qtu7?%KGuKRFZ|nI zt2ERX-?p9BIO8iHtBEhJe5^)Dru*1Q-*8>{*?p{kBw3Snapu{_zV>qG?wdsWn(x4% z*vK4r(l=3uA!Hmi7?V7XuAO8^hfZFJ*j+YuEeoES8oi2eDTH5m;7`C(HFK2<`CZ5e z?J)~}@T|T&4K^$GGYDEYsCXiAU)t659>^dygb)$F@JLi6 z!4Yg>H0X1rB%TMb7xd^W3{gbGqF_rPXz@on#04Ptw@7d~%-8~=vEmc5B;uY-hrgkv zLM<TjpCGLfp>+}wzJ(@+hfo+li-c&UWf|-VyUg80*nzZ=1hCSqXn!GEOR`9pI;q2G zpy65jQle1Kq23Xmwhy4YNeEI8Ng${iD7n+!zMf}rx^ke>2xKP@39p0RXDQ8(=MDM!tp&R!6>5D_Nc`pgHHYebYe%HR$omYI`dpW$e^J_R9@8l%-2;;N=e+cmeb zY%>bS_|{@+qP{@ER?G63gcn{t4;l*jHj-WzR#uoVmE3iDSPW(wUP(tS%e8@yNDWw1 z2J3isw*MM(nA8~;m62=G0KK1@IHf4ZsH->Hf87HyBngd}>S3!fI7I$tsb$Lw(s$-1 zIMkiyK0FzGPPhXSio*sWb4iDOsq!6n3+^Ysm|yRG{fGa#@`AdL^};`K@pbS2{9~4P z-HX2bSk=Ql|Co!UidXUKEXRMf`t5qQTx-IVn;{;l3tm9O;oem>!1Zq?KcH#?Vqy(-X2zc@HY`9vP%7Y= zw((`bZgTg2%s8yI`Q`Y%CQc$HFrHDT`OE7f4Y5z~v@Ny@t+~#-3~G{_Lc0)Hpne7w ziW>BygJwlU@M7HxT0GMQ(Utq-Nj;nopFRBi_J#lb`t6HH51+s2OBw@wDn0}O2%I!f zsxJ*%Mi-GajHI;gAy($V9@+wB7tu&0T$wNkYA$Hjcv!|i)0^HVzB&Ay`P90Yr@V@4 zpPDcF+FtEQ&jy!8y)W0#ked_EVS@090)WFil@fG2Du50%mCEV^OfGa33tDD0a`}xS z7_m2#9ITkXUuVF2n-)bQHF;N0ilq5ljs(~cnCiV$5+NZRUAurSV-3DhI z>_QID?zO-Ebioi3+Tv4zD2WrhEb*~Rr;cMrBpG1dcP9EhZrN+==-TF$aHJ;bHZxJ0 znu=#wI$wm>H2Y1sPx#es-j~;9HJwLuHYnEnq%I_t2~~S7h>*|F?eX#=hI3qG3XxU8 z^x=8#sUvTQjAIrepeJTBCSaSXBi4*z%4jVM;ftR^8&_wjlq8uD5gX?cdYb|;6JTud ze*`YH?T;Jx!LygNBYJjReHcu}#%&1v46(KkRaON?;-|KJPfYOX3C=)v}NDjw$KNkGLfO1QgQZG>4;t`rk0YF zSzf8LjiL}g4Y%YLcrTQ)PY{d4onT(@9*%l`n5`(vd0{n<=(i7jnK4>(g zJto=TyfH;U0@d`AV%jhODjKGBxTs9otcbIy^70ciRaXYhw(aCv#XXr}9S-nEX-kk9 zlC`S`8{Ow&fSuR}!3TM2Q#UlcPcx_Yuq963(6#L#HZZ^=GG|egf5A7a2I}@82ycraN z1J;atVLu*Ebeiwx8Uhs=aNU770F1~I8(w=az$^1;srj=h3j+@4B89`xF{Jy( z@BMEw>owTf@Xb)I8}hEAE6ROnIss5kc=j%#XR8_Da!V8s!y%jiXvA^PoN9br+ciFA zIBXDNu#^fo@4SW+$8>3Rqe-Bl_T^o3dd}*7!;0hht5a(qbKUF6W(fx)G7fBkFB=hb zeAgNKUip6eeM29O*g6LV(Xx_^&%i}Mf&*@COk7vz?~;Q-krkB5aAlhtX6KrhX#|Ko zxe>l_%%#_`PV!l#r#`!V{Na;-aQkfg;KhUCc@R-Z@*sTP0!-(dV!UuWVpWW6L_C!@ z^!uLX)pWcT-^G!6kd^|bk7Qs0#X@zW%Xw#j?t-dpnmSy1_@?>bH1koIVqNa525M}=9PWnU2nMJ)8@zF8>?Nq4<@RiY9)#pG zg)Al#AW#*=4cR4(7{!hNqvnFaEK^XBpqc89kV78dVJ2~KO`iN#fBtQ#eHdRNmT z@IOYBF|?iI(mrbip+wmx$bmXmX5@$5sTK6j^2cf9FyXc4PV?rt6A)4&_ofz5!uQaT z5@o@~!kulpYvxT?1oDxZ)0iC)VaUCV7`H-a;iv5sch-lbarfchS^b^c$G6WOyf9__ zu#>Cp8!ivstFS1G63RsLBgEv!vmdEGZv8LAv-=;JV^xXhaQvR6WcWU&4n`>S2Ei=s zAvH2xClCU_`>wN|gX|mePDL-c8U~YvuG?N=D^NIky;($7Zpc)fef!h^sTa53T7T=K zPPb!lTtI8dGUc;c10j3`it?I` zRHwUVd2ZtBDs;n5+y`%Y)^JKUN?!|*U@9#;+%%gn;~loeA@3lC?{E(ixb&>?WYZ@a zC!_f&Yiahbc|dmBj^;MB^6W(5!#`lgqKV1_?MH;mO`}G9*m~c88gn!}sK7AA(`WxP z;4sexPPpN;*2uC7WXUx;_~pGlKdpU0nGSO2a;RXs9CbiA9$F>`YIfJrdY$h$hN+@- zK77Z0y*j9P7yf+$%MovJ#@hnEm%1(3lmbZ1cS zLV+@|F$@zk4ew$$+qjCCRrav|=&C@&TWgmP9l4bt6w(#~aR^Hk0fnn!qLuYHzzHu* zUsI0JC4d|!(?I9abF6b%7lB@tjL$kc;j?YLdGzGd-~Qh1XJ$YScgswictUJNJyYn1 zrO0*Q5z)$%CLj_ieD?Q(AE$xK?jEW6ay81GOM*T6;u_s46w(MuykZB}@#D%9`y*07 zY0To2E|VofH1aT_31Ld6-ZjXpBArpX)<74NKI-4j_nyAE>e-B^g|CEmL$@@Uvf4>F zj-<+=xfZVpx-V^wlXw2T+ow;Sy{PAV8otr6!`gO?<>Q1joM_9T`7whjO_#clZaP%A zTfx<@E{BUTwg%Qu6guE6p;*C;Gxv>)Q;py$(yspodt;|haOClBQvXbVE`oqb)6AXY z*2!jP*Z0Qi`InDB-QGTW@a6EWF_PQk#ai#^sXP`o0=ojyQ6wK5*${}czZHKNBPEO( zH({#;D!e>>eiXuuMo0fue1FB(sAHIVv;!!1{i_(#PkHQcET4VNf0AnFC$yOp9k`#| zIgpIoj{YOqHilJtx++bC66so)&cW@s>l_gNF&R6m0-lUb|ll46Z6$0Tlu%k=Od+E6<@RIE^J z?W>{R6@}8l7>bddGuAk*p*x;TA%3}cjhJ$7riT7(WCln=)J_%9XHcF`(D8I(&I!l7C zSnBFDh{ZCVSLd%veQE(xIhUW2>9RB`(#RhEyh3jc>BZ{-B z2BjUn!3{)@Ewg(}NH#-iq*)?Q(c@z_SE^zOl`~b({ikM`A65nHh`j%Ov&EgUXiaf1 z0eN>~Y7^m(bTnP)u{um*n+Y$nlyqdsEEjDAGZ3biJuhyrKSZXc=!Mkbtm%DUQfvyc zs5M@)CZjz%NIcT}GONQAf2Ef60LOOYtTN&>n_VBMi|X6YX@#8S@su;VeG zYDrh`pP!X1-=M(ljUL`f4soI-jh&HBM2WC)iJ=7L5It09+zRcH*y_7R1MIAQc@fKggRg*39ct^PIuMaD(;IQX9D3NWa`HG?9k zWdrs?JxBi6A=g4M(g4uG&*u;FHR62Lc2l~vz+M0#yB8cA>>ZaXx|OxFp`@rZe0EqL z2d96`w9L%a5_0oe9zf=_ro$Bd4B=rdsy_VOQM_Q#^^dv#_+NUXC&{~aKFXGT39Qx;Rsm~IN88FH9inVvEn7-`Mf~-ipQ}v!KwztUNe!4x=Qa z^%*TmNR#waJrs42wvEplCxOAb5t_Ya)jb7r8uzFV06+eGET>v=<+zNTkhy!QYvxNS z6wQ}~T13nl*F3y9#SxlVim570M%3jnl^LXIqb=-HRv|RB^tBS8)flKXSZ?XCx2w80 zwV9!G64jBo7Ev3{oNhzC9;SF~Nw$@R^iCwF>&#B2IK|#jGkuWe8+${HSR<1*SVRQ2 zg?O9q%n~G`s*EGviH6^xXs_D;zFu+~{nhkP9s*a1@7-jSqD&$bzlpX0ql`--BE11; zlG7hPdhqG(UoAb&71GmG1z>op3A1&UVdTPO!`v98c%=Up1&^UBsnChn_=D*B8U96B zi8Y}U=Dw&RLue#)h-Vfo>skt1}l z(WsmGtFn^1RMOM&Jw1QDS7Y4GoCF1$0k z>Hya;EXckn5ZRN{)=12|zVj2vr zqJ*w0vcWX!@Ob_~A$%o5QTI#`w2GpO?7*qjC$_fl^oBF<`4v5e;3>W)x*f2w8k3|( z2Cqwh46zek12EE}%59IQ#@zsgwDX4>(36WrhK~fh?^dE;HxU$soCnr{} zvtYHc@;ixc2Sp8UBf6zfEkx5YEQHdjAm<{L1Y?T4vaIq(p$%ps?ktG@YoptH*Zi$i zn^RCLOhgH`0(w(P)gJ+bMs&)|P+`!Szx{(mw2j&U5m*pby48?B1!xB22CrFDC}?Ev zcP(o}JZVh)9uFSGFFQr4<#^}3qs|)1>P8?flcnC%o!tO>q%aw`xp@m&F4O@|5UH|R zlwn()GTTG=$D0ysT1RvzLKNT{@%W8F-HA(d=9^S8PetX9t@xd%PoI77_W6$8VMw)dOJAjeMl*@U^t1XmW5m$K6L@{eMJCfY`|N2Ao zZ0@{gO4N0dV?H&I!r|~KuB$bgN9y`Dp>pYfWF--ztteQcxBvw2i0Ogwg`>2F^}$6{ zH&V_*(xsY9P(syMxkb>|k)Wbyoj3X1d%U)Flrv~BVF$qMY#o3T)(F6~(Tu%@l9Gn@ zs>;?mSrOIoDUC8D9PGLc=8ne+5GeW`pvoCY)KK7_shYQIHB_m{<=Fh}=h_L3f_2G+ z{lckIAvF0!*{fA3*IJ>n)kkRq7=cRv@~jl=b<8Rw&@RAF0mh|Zj4dF#V@*!B%C`{# zZ-4ON!^fK^kDtGI_Tb^;7te?Do+cPv`ny;yT2V1#3KvWG)SB2_@VZ@-#w|bAr&+o- zZXo209E>1_uC*0>P-L7!ss6SrA!jyCot$6yEw$2Oxu|!y8we4S-447z*Q}tEEfR() zb}k|F>G>nu(eDPWVpreQwT(fWfyT8297mjyM>7d`26F3^ri)OBjxb-@7+23(y+!N* zg;k~)!U|B`;p(rm`r0Ye$Dc`z`b4X|mFgGRy%iudvyaBLBJJbs5$RAJKsz*LyqOW; zj^ac)^MEZPktNfU!ZYfk^eFN!I2ZTnKF{a=s0bKue& zH`pRZKI>LbMc4QO>pqN4Ku4q(7YjlsWVpM!Hf}MAwu}moE#R5;o$1(7F2|M`NgQVl z0@16sNR=>Vd1QmAPw#GvG?XPwR*^uj5^}-w6){wH)o9^TOO0m%yoqbNJ7mXoqB-B0?r%L(tOMWj3PHz;sKDXJ;85mehd#p|mm?0WY-Pq~x*) z+!@6~ZNnlp=n!nO-yfL^qQLp_lXTB;AU}Ng*^jiJ+903&_~Ek`w_n^0cO_^RB2i2R z3MalE;vSiq6l(Ax*9vY#dJdbuSrYuDr9Un0?TK;_p#yZ_5zaK0qjFr^C)A_sbY_R` zlMm>|q!waunc{&Lf{}pYQWPUmk2QWzwF)J*rnM!S&^yV=iyJ}Mcr}>7V{PD5fn97r69PltIUYcl#Nu=qWR$YU9sW~%_~Hc~BhJclW? zyVD@wW$r{qGAt))5mR(9Jr2pS%mh^|yJ^L}N|YdIBM>bOp-*mMB;kr|Y@{)<5>*Iw zByw1{}~+m*Lq zMh8USOOc5ZJRwr13g|F3su9J6%ytNg6rC1dIC`?Cr=xDJR%lKR!>$&P`S=_WDu)R? z!{cW|Em)-+KG9(m&QJ|iy>`+ccj|q(HbAG-=| z@H~~Ch!?Z>mXF_QC|XekGenT`lBbz3H6C0nF1V4Aib2wsQ1*g5)gh^gPH8q@s)vED zuilPrxY}xn&gOQvsB7jJp>Zt3=XAq{A?lhokHm9R7q%;a-$nyQ6?kja=x^4&M9W#c6q$I^dk7gWYN;{PT3n{ z7uDP2aqJR7N?!eHJr%HpQ&FbP1Z5;I(dOmV+YrQ6ko(+R+RVZao3WfZ%ziOOj6apC+J!QDH8fE|)2Pd-7U(`K zM%6MfZHnrXdBw4o;>nqLdi0UH@N!%~^P7Uk)%e2O(;QYj#r)|A5}=>#F83E_2$Hgq0CCcDd7`=*Uf_kBGZIl7uqGqRyyYe5}rTU4E>}uw40A z&Dy>4u^MZ4`LU{3dGWD2FLL>@DzkU_u_{M-@v%DJfBCVh80zw4RXg$GV|5|L<;SYR z+U{dNndjGgzw}T4Yvq>gKGy4ZXXDhl`OA-0IqHj#)!Ez2k5zf-i;vX>9hV=gN>Kp!eW$e*X8n)BNO5<=1;(JI=}KLV{oZzrT>b ze*IJh#U=WNs@TZs;GGfmq6K+YTKf9P$>r);>p|f_l)w4##qQyw+ao4<4HCwhjnbyJ zGc6uH9FW4y%4{B8dy?~v6)KSM1=u-2NMY3ImW2zLbu04(@~7yhFrzhHTi{e)d57%N zp{|;Sm4|5LkW>n84bV#^rquN#1p*Gk_mM%8;+6j>o1pa*NyWd1WF>i2k(H$*IkziP zy-=>?W^!^AHdv!vKNSeLwO+IP8(pp%M);t1$WmSWVa|&zQx6N+20jdd2jEab zgIDQJ9wQACxb8sW{Z9Y#9Lk-ZXNQigFGUA81|!*$5`x3|w9 ze)jn9K7aW5v(0ZkeEQrB=Gz|g9sp!-7c*rbkc?8D|4{yv6#JbyQHH+Gr0N-n;0GZ? zkC-76NSW#skPwo41W40Hui8!fV?OC89OdwnR8znr^s5Xk z_tZ+&DPX$rP&Oby>pDRB+~Xqxhk9IkqYV(4E-ZTp0|sbbB@_qN5cMb%woH*L!zKWr zkOF-^kaF)H5+0CDqac}V43-;W*})GC$)Z6G34*hFQ&UhixDmDmsUma){+|?3)+Ash zJ+D!xNv_RG(rBsC1pGZ^XvXUtrjHA%3Y0PZ%>^!k;(&>j#_1#=rfNAVXCt(CLuN&* zY^XA=n?Xcy&nx&aqN`4^>}?`L~9yR1lIlUv=hBq>IDYRts;1rhU9?D z(JQBu0x8GcN5U8(9tB)9dn|dNe+-PG4+s$Ds_owv+!rozo5NTZUA;d*yUp;)?j=ttG zoK+zJiNy%^m{RbWr{}TiiJ?71$7OX;8tH}Qe$ZKqdUw$R)eI;AK3iN~w>~J!;=x)m zmM4&DJc?t1OOrtD2G6bq_+t4|NpbBN3<;2j(~+|FnkR@@W4QFz>htrqO>&qo8xtsL zM-q1=yzHf9R2zMG)GJ+32-&?!Mq`F{=f1ZgmhfUJ(4gdKX*0}NKS7|{&Lsccr$3iC-OUEN#k>?(C2Vlfsz|IMh0RcMN!eu&g);Pla0_tsC&S6!S(utXU{ zwNyXwB_na)GW327NyD2s4Kg{$7pVWBDkjR>$j`oE4+Ra;h{blZSOk5P+?55?u(&R| zZ-NOwZ+myySq5vSt0)5Ulqq@0$nu$rrFiB=d7RyCnQE+Np&v+?6Ef%=W^b6w#F$6Z zKnT*SymBnv?z)J2yQ=?Dar%4T{m$_1rX`g|y;x8WsS8j6^*d!HGt+PY5`i9P@t}E_ zQ>bkdde6~BCf}4*1x!X=`6Nnnz0t@+y~EfAK6OE_PYn!wzP={{Y(kI`X}gdwQl!>8 zOB1^2eW`wEB}tjtT%_rEq&mn{D8m@@n9*boYYA5`2-gaL9ab69svQal6gX6p;=mPq z>0ycq)Y8=Ofsi%fJP39F7nRn&W+!KK=$g3J%6lsNPMC)wNCqOGHRcg~%NY*)VT(7bmN`i)R8D&;4(;~~0Mp^xcBwM5@dIec|ueBEk zmXOTp#}7Y!gIvj#VnG;RIz!g;7DD<>#n|u#aj0N*-V@l1M!kKPQL*$2I4Y#7hxSo6p#kjo4Zwe)rvaRJ>hJ` z$VY}{P&m$p>B+sU5dF20jr?|p;jP2F|p=(~@R zd#JPC{l~tWU(5K~x;NN=?Cv7#tb6~lZ|B#0nR@$%)t9<=)PGxlkse9iLg_!&J(3h{ z>SNya_kQPJ=HvH%?(hAt?liyiugjm&#n1k%(3n3bVT_8`tCc8;t!Ui@dTI0*6eeQh z!~tOtnqBntG|2UC>0$9nA3l5X*|P_qe+~iq_{oz;SKSkEM@x$?8{8J@mQ+~-k*u2X zie6K5O^P1i1-N*yk<}h5w9*-Z5hh_;`$m#R-AUnVAb1(gj=yIs^*=fmsxZUD@mL~; z$ZXjJ`p!I5=7EDfu(={QOSe<{)+Ib|+e3*0+hr&qV|rHXxV(aC$-I||IB{ky&ZN(@ zqDQt1v&Hj;tqLg7K)g}vExL0Axw~1ob)AR${zo6*>2{@u`OC*IehZ#=Aa^5hA=bvx zA)Mu0X;lHuQIA;?AE49Pr>UA6GW%efLF1+2c;l%ccf)%KN6P|qKeQdL`!x(Zy|$Si zg`Q|Fq%GN5&Dzs5WSJ0vTn8}G1HB3p>AolHo@sfdPb=&gMJFsWPB1_%dW$ew03|Z< z#>GM5>#^84OVgQS00$1!^h*GX>mz&5$K$vI7y-3f*HC51;+AP0hc|r;o`3#7{dtNQ zkVV1@u&Yq7OiFZXa3IW5_z=L!yx!xQDrcy?sKYY6`_{f9@WDSi%vtU#1pS}ici>^~ zvb=W(?-7PzxxjkO%!$ImG3yNMY%tPvKfCj}r+@4zy8hC4PoBw1g_=YIs_$8hv6*j( zq9CvloAP)fT1yLxGZS^_v^CScXvtDnvryI;i9GyIfAAkad+_-ABjC-DXP-+gKb2dmKl%tR-re@* zydw3%=JyW=z2eq4zrP31F2u&rcO#VT&rmd>_#v~IKW#ciyS6R*TYvoH+h;F6e)4NS z;2!E1*ZT&tZ_(QrvPou&8oLbrg7HV0$y94FvX(@PhU@**4;U)0|bz%C4&qvBCt|a{UqICJ{$G5 zCU1e*-(y1_6SqdpJSdP=XX$Z5a?-+pRxkj?VZ=6_LPR#T67A8jy^Lys;lv=FoVs0GEqwL2SL5tPV6)oY7|#;B~m|H z=l;(*u;}le{sUl*7JA6fJ7}Q=8vGCs^gg9JrU!9ZC-BhfcM8J^#St* zytwE^D^$y%76Q#i`8vBk*iEtQ?~BR{*~TFw>=$ZJEQ8CsTErB6sr{eC(+hbD^#{KR!59!a{C;j z-KL{-zCNr#Rj#DKDj6a3G$q6+5Ca$y7#rLSi3(n`uoXexpIY{T*{ z@3z;k{^QEG)vtl_%NuU5(^Fjg{mDK&?EdePyVq|DQ8RV+2 zZLcdY;F{Z0BsXi^Qrc#sm1$4ho@|5`KoKF0{w?cXcIA~bR&O?H8u~rpgsED)6)I{* z_5q$v7+4y|NyD`BH+e9oG*s=Na_CN{)`&+1X;Gn88kBeHzqg@Hh6EzO7rP3oa*$4V zd6Y28Rmc-G{#hg*C9pvvNz1Yy3Hkoss@q5rBcE!!%g?yKT@Kw$kZbhLz%*@PEqsD+ z>6o!Qb~;^4!KW55v7$C9PGo$rvwLZ58iRHkuhL3pJZeZIe5tFQYMWHDKJKE!lkR4I z9sYE&l?Ln&Hh3xnOM6G^6(x^`7jq48d3)Pv139W624s}JC5Dh9m|G{D6)cb!$#_4# z=7iAs4ipB{aW}?=fGFKhhNe>=wL`VM!qcW1rgL;LCk`!3y84ynittAtF;zio3ZR42f8Wu0HMSQ$fNugkQweA;u_q;veYXyX$I zX1y|$q*$y-b6+`Yz13RobR+qyA_Yskn$=ptT}(>RDTd-CQaG-0Q{QXX^#}V*4TL2z zg&~w^F$+S^$zc-dQ%sXr#}kqn1i!j((4K8O2lXopc&NeweZ(k{xq!VMW>auPUzn0| zRERz68p%2I7tMYP#m#PaJ5+(xm>253IuzZPMpT7cr5oMq$VaYg+|^?g+jnVN2Kg}@ z!5R@%bSitd5!%+fwVWTd_UIVT=&?wWr=W+@7Rp*Q{^7o?8dgQ#9vUbh^=P56a3 zd7ODQP`S`tgb-Aw+_*U(Uc1G;BAMiQ9AEp1Y5U!OG2l()iu`=Ar_V9cqG}ay0_hg^ zk8)#xR(P5hta|36>fT1JDsJ7A=q|C&o|c>GKXBcaDqPZSm7}c<)3oqO;$)IUQsBn= z@CuJYD?fgC`w!N)zxCk951%}fuH8O=@te1gKmDyBH`PnMzm|cX>WvKHrQcX&NQKv$ z248nb832vOq9k*nt2){N3)}2y2u}?arw<2z`1y~3ahVNx%?46QAzp%hFb)i?UY7w? zF&}sbwwspB6bXwBj0*4B`KqlSy5l5bn>JRA4>=skf~I4Y#E{=~sBTVyit0C0=CA7V zRl8TZ5VI{|JAx>BB4~T&pej?Y1)cfX`vXOo?7+371opD~4BA)*)>68Gy?1-@eQJqJ zSe`ksD2@SK0AQELJ4mHqrMB*w?~%V%(*>Z21B}2ZJYJ70@r@CR=zbWT{g=y%#K-6& zW}_vdL~d9#p2ZZI%G5|;{GD0rp7X~~?w0M{J1n}&{@ABL)fNk#(3o9CayPMv3`7tS zO(EVp(JgwX*s~EJ@WWiE=YEwzBoq_)UZpc@0)S=Ii>zEf^VKh2)0E8Nel+-Vu(6SND~eK2E?Ji0Ko$Ah!V;o*FBh#3x$3snw7u zFum9YDHSTIId2#W;2Pq8zNh=L8fL)lR26-cjG2q5P zXF3msI!Z4?-LDkWrwy|iBmWD!LgFPX5^F_P3X4k2uodH_oM@F+;AyQ39Qr=)iLVDi!O!1i?KD zBP+WJ-SSK&|IVaW2;|d&p@*g5PvwVeMxuq5MMsSO3f#QyYB2}be0SB8$%oiY;^Khq_2aCKmiA)8JQ332;leJ!gBsnLsB6hh?UL zT}v6x! zK#&yOJXtS4l>#HPRm=eRy242E^k?1^A0~8Ww9lq!EDSj+BMb5)CUUr>{ZEc~XGG4?^K>L^A& zHwMoPN*qyMC_-4|IJ_LutY9u(?j3#m*V>$JI}O+)^o0?q;_~pJWp%`BRy2&FFNNr) zII9fbN2n80YqD})S1B>80V@G35ihO zi6H)05vn4UvWP;2g~kB<35rlPm+7L=!#4}dPHQ&0pe#_p#7;^gl>9spsRP_WuNu9= z6mN1EG9|*Zm}4c}@Q)4)LZP*Eg$)n|wUGH2T2vK~Qw=f@2kF^igFO3SUwb|DG}S?A zg)@ZI<_=Kglrxe1u|5Qg33$}NUK@H|1%m**MlK5X#+hTSKPT`zgWQ@YNFCn*^VF(} zlYOn}uMRiSLyU|8GB=wH7*co*|d54gA9QwnP2!r%^Un1apLkdF zR)VXmKlHvdzq})yy6#Ez*Ex8fzA7djBQ&Fa%_GN0?U<2K-9UJPu2L(c9<0Dr_US8d zYCP7g8gTXC=lpKqYGSD5EMY@h@so^MdW2h<&IpNOISJzrrir@3m*;TxD>leA+*(Yy zpqI?>i44PIvBX<8#K@<~mhD*Ze!Z!B#aXM3lu|!lKV~;s3wy{yf_cf^0NMy{6oIi0 zj=?6zK~+J{LSuDQ-KM5Z>0wH>jo?7ERfG9xidyM{qx0IG88aC>M*l2sjiWTd!N6>1 z^(Q3|(vkD&=)hpX>0$IVFz?j%a=mhRNLrb*M{oiTH}0?3SyhRmvuL^mhyi3SiRM>= zn*#bKBRRv-mL=jpKFe+($Mcu)=xWR4-q96^kOozbr~+Q3+&G$`0OUC&&@=CN9PjVV z%ESGG1*8L$yJM#aHnbQ<$Xn`%6WR|vahXk^n?Y}E&;<<)iX^(kFvmch2o&wC&vdfO z&x~08i|7r+pMA?oLFE9|uaMBMkkHqMqjh_wU&Vvn-1Tsj-jB(GnVfC@n5~>vS{<3h zTQ&Zc(sOgL`I)G6=+}MOmZT@wGf{Ykc`jZXk6Rr9E5-HaK{Dt@sqBZi4pV>m zA$KrWwKv1cN=~Se*jxT>yNibF2gl)tIf@Oj!VS$7e*Kz4E zvKbijk$FG-+<7$gk@^SUe;njqM;{sFW(RM$>lOw_8*vhDsyrc(-q0so&r@y}SC7ZU znrN@}8}8J?yz=c`-EtBhBS8TH){`wq=>sI7XsM5Xr6COyeWX*MWWTRG@i88%-g_EG zby{2Tpv$t+Eey0|LpueU6TB;2q~kjtvZ3-`aVrfW*U%$7P0!H;FKD6pQeD=pvoTQ? zHOAxFl~RP6B%!c5*P*3jt73^!YT31hHV{TPtpl!FN-2@zJ94x)Pd@+rVob;Yem3H* zkqT+av~@*zsJEoyxe?mrV~kpK&~BkyrSy0(%R%VVNPC$X=PePoZ`0^OeCS5&=G`6L z?FszsI@0}NJNflb?H8)Jrg&%wOxAn@9RViDI@GrHssau4iU~cX&Ny@;_l*XlM9-|X zdC-_w3y<7mR8w#mcw2BTlQ0pQolSWQS6a+15%hT3-9)HJ;R4uDHRj_8MY;cI5eaE2 z%ZZay`Z$WfX%**u>5jQ> zBMay-W&Z{d*xwVj=OL4WtZZHCT?!|j8toT{sd~*wZ^&wjP8&L*Td?_H|K{%+tKva8 ztg_YT(2w#`n@aiP;opu+quMfc-IZOJ`AODbJ()LQ+KF@tli3TPj+QCi=>_Ig7W#}0 zF6gXMHp{0^K7ab{hrjvk!Lx_A&tI!vsqgQ`#ClmyIOSNXHUa^ov@AiGz>fGvy&>v0 z-T)1_t?dKCE>V{Eqk4vCJin}hi8GDwBQn`s`} z_)x_;F}iM1Hi&OAgx*vh0B$J*$Xb@*UeyBcS!l{NYT#EDK%AaWc1F$Ey?bC1@|%64 z{hMj0EU8mV!Bw@==(h2V5kCPR47|`8BnCxOb_*n7 zY_qO}ahR(fD^8uJeMWZ_$^d4eb~GVwriCz{(en|4;3}H8vkVsqIo)A6Rg6wVLz#8) zA!E$!V5Dqm{)`&X?+SjjZz1{MB=k#zFr3Xj>n}EF49MO9P>5KT$IHnVV}KjT?Jz!4 z4#Z}ZMGi@$mbNZugN9QYLlJk8oS2+1Q*ZJZB|~C$N(I>(Mq)AjWU)wK28GJ9Db17- zoNct;inMYVfrB~!o~nDg$51VyT==K!nZVcSnoT^w8l@Su=Us>Pgn@={J<&7={2D>7 zp#p_(t&>eBtEZ(`(=Di`^Q}?}6Vy_ahC4a&|%FJ;IqAjt^AAAIK((cwHuoY;WG9q;Sj*f8l>rjK%fzy^{`vt$Hybnn zd`B$KRIODCuR26FAZ#+UWg3;TT&wtwJCq@CM1VmJ6LZj(xYWA;(N;=PUW0xjf1#rm zKnqApfu_T5={(nX7zv>c`KPb&HbW7`?Bk7pXu#%!&+cAcC)xCK|0QW7a^u=yPW>$0 z36q8il=PHTr!kij0Mk3~p5Wm`hqe8~A1bw;KE1>5vCy?us-CiXlJ=BsY#b^%vOO`a zEC_M0%ii9ryzlP24)3y;p)22aTodJvbj`bTwO~Fas?dg?uSb4Z7e-lKPXi735^x7hmpasK1chc9^J6%9t@=7@E!|lQmc#;aYB1 zS~zD#eH&nBhCN(FN0x^ebtE(2`6V?YqxqyQNlf;Naq**0lpb2DTjFM|xx%?EP3834 zr$v;`gSlYhhZLQ~LOUJqn*TMB8Q}%?q9>7w+XV2fXrO3h zUi=ShzfmDUa&e9_C+^kIyjsc*5RCJk$oVP8zD^y)+JQxuH336FgyZcZhhYQ1j# zG{WlG@uk%Bg-lXn4`XNkDp0Z{&30H3NcJs>tf)4p+rPDE6|+DuJ2--~K}Jl3vx*sZ zXUh~ingJU1JYN|ib>3Nr>0qc<&Hl{te*VQ|dN03u^o14G|Bjt3zq9slj(^wxtG_!Q zw>bRc@%a8X&%c-+&f1^ghhOx+Iey{uFUE&s`rrJ}B^<7x`=_$`x~(1yrs{cOsNY*x zj*qGxO<6hUvT|%@-AuUJ36^zpV=Cv@{h^)`SvkD)kHM74%1N`8;~#5>BGyfbtQ`MX zIk2&E{A1;4%DORbdvtE3332+IC@+sn1ztsJeSZr{GfM$sa1vKZ`E-mUov|~S?(JaC zO>-Y++C-?m(3lhF)*AC2&Ig+tM7W^TyI`s~;z$<~f|8nN)O8!|$eeq5tx2Ea4ax1u z*KH@DZfI=2bWE-yBE3_YJXh%|HFkoX02U@g1CdM4ZF=@N@(}6ljSo!YL}sT-qD_R^ z?Y8>XolV2kx=f%^65)N9PU#Y4oVX-dT*_#Px%XyBYl{Hz6KZt}iSvw8=D!dx5UXz% zM$tM;^*X;RMh-Y$4^BC3*EG@47l&pQF6f_-BHOI=v^p zuSgE2uOMHVTO$HB&kC6?M+$C<=n+Ll#q?y>Kp(lexfpubHH+q*qTWMk0}BVahs(>} zGkQ7tZCis(U;_z%Q0wV+Xy-Ks!2?;O4+gLZW&>{k8)lIHTpRw5&e2p*rF~T6AVwkS z5t1^mz&B}}aTunH`dtdG!i#`jt}R{Q(}jMP4MLPobcc~m5CrGrdi5QaET%~Yvew>X znUI=Kh*2qVUMZMfCmdT_3?R;B$_hBCF$*@USGc`X9WjIn8%T-89lC|(cwtbt2u?BH zcAij-!T2;iSfxpEeFY^fhvA57p|-OE$ao-`O>cpccHhnol2iW4db58-(L@v4)IKOl z$y=0mz?2x5s$+|rWzI%3d>hFUg}2pt~JBPff_kmx*qM=WQD0JVaD2kPHtY-GCJ!Gv3ZA?m+b)n+1M|Kb@-E~;`V1$ zAU1}t=baKJpzs-_Z4$}-vA`0LnI2~aCC`#zX>NfefdrYbvthtiFBn`-p;lnXj12~A z-EQ+hlwYN;R`t|2cbNE78l$ktDpECFvZQ4p=}|#P-LY?_l#!Yq14^otX^@2Ie@+~Y zuq_c2ILop^_1Q$2!jt~r%gxok`-dOnINP> zyMCIHQyKcKfmVslnj)!{Yl9Iwx96D|4Y+)&Sl-HgSS^QvldFp9FeN_nimBJR|JV>f zW*OhUP2#Wr6RhO0Xs|aCpeU{4k!H<$OLob4>tx3a$d|Gg>eAd5RYBKgloU8QhTSY| zc!SYki`cgYcQ99qyB>01k~f))6beGRY&kehxDJz-8=ip;$U-rLB~K*D=DAUh;t6yN zms_YR-BiO-RVhj(8t})UAR`gbw=qVfGMmlL3hxoyG2X-u1VS-hc?)$I@qU(aRl^QJ zC>V$6F0-9dc0GzZ%J}k37-Jj^mec*kib}2ZvO3Io^!sBH!C;KgxZ<Ga~4Ol8tVRQ_NUvtiS$V(_SQ%uvV&*I{kTW@JQ z)uzvQa=I$hno)DMne5jvEaEEk%j~SQ{-s(oHcNrn1DD^KL51Tc67~~;n0?Acm(G8v z3GqCmVAv#QV^Wp!#XT&Ia0PdbaS-d7R73(#U1JgHu2>}W;!+7m^>=#=*F*tOJH&?M zvjIY7FN83KY~->OraU*}oM2}nAYwn1ixtg_MZ&1pK`2q5H&MbeZ%=%KWu-L0A*=bY zhrU$g5F#C8i}&D8i#VSP9Ff;2t3Y(Ddkc6%9)$vqin}|_^u4rcu;gGxxRDUR*+@$p z+S8;#IThZK+a*uoeXP^w=;jJ?l(|iGwRD*;BF^KCI~%w3swQ! zt0V;o0b@j7tyHeIVq*@*iJUIZi0uuP!39&n)s85r^rdEJ@jY5034E}^k%oXw>~Kt_!&YBKOA3O;3L)iwT9wh>kK!?X1Sfk1g|tjCMo z6+FjiGmIPcCOFclAW7+r`RR%YbX&X;UQI<)gfDlnW9=~sj&R-bBOsZVrBP%OXFE4) zrdz$REn)DvHiR-BaM~I&UWf|{eU65ZMs$8q{|lvt(CzH3D$xfpIEW6`s6LjxkiII> zxOjtvg1E>F%U-Bd=%^%4tNz&>+%anv-zyMYw!ZnLUb#w{hRVi9Di*DZYH(h5fjAzc zGZi^#N{6sovCN1&T??e_EHP(cfaTGw-F==9!j>RHVD7Nd)Jj+-lq%g!NfpEqpw+R3 zqjH&YcHV-pcaz2lY)W^k!60a~I8 z8dhqw0(x^Xm7GgD#xS&ssv<5uSRRd-l_~;oIuDA;SCP(h!&~$E)nh%Fjsk~)6us4X z*i=x~A}35R=%#e4L|~G^XX{xsf<0u7F_Az3C3hy*k7gitR^`b)jZ%2BPe~P67e9d@ zkT0b+x|Nt=Q<(yg4H%LqGV2^p%u7-*E;V6zt!@nET{$lkE#T+c!k^*qpxJBrOv#<= zR97lHiz``ZmGrVovRWlWu999>$!V)(?~(g7n9e)Z_MYrR7PTs)Sjl3O2PDSX#J)x4 z7t7mAEVCX$$;OXL%p!r4f6@F-IwrQkfETHlmLq;wiAlwu2Lw84_Ma>5XIXN5DnjI2 z1nE4WzMOHoZHb~nagAa)9v@H6CL7DAG@FJr>^+c_SzBNUP0TFbhTgmckcHU;|17O$p(f{PR?Z zEbPjbQO{`e#DoUPLnO7o;20`SC zxYhF9gvaD1)SxIVz}%=e#F9gV)V;#`VKbOPo?L|M`6$K^xf3=P1S8|1Sqquw&clmv zrA*w)llCs!B-OjZimH`8f-OQJ^c@tP>O*%bTxX97KI#F_vfe1&3Zq4zZOO!EqVweh+PPR5 zn&K2Pjsp7eai!JP!4`S?#$c*oEG6Zo%A7{F#JxHeEV9Vri*-B@yRU|G&L z@3aN(`fDs(l}j5Ud3`H#m%2bE9^*(nd@>GMYxgKz21{6b_-BYHM;l(DxA^{s8wu;{j0H01|wl| zr@o*2@H@c~3Nlp0Xds8>?F!`yb|kcMHenvBrRNqEoFIB-y$KzGlkmQgEnn5#(E7IwA=zVE?_J(mxHbZAXr0u6sS2)F~^z^hr^hT(Y*0^ade%{8<82wJ|Nh@ zL-Q4E0*4_D&fU3*nTwz+9#f!+U?&r=QamyTrs?fpjQ2>s+DL*lTE?@@S0ODu^XQzwm;j!8VnJ1HR}k>|#WYct${ z=~Nk5%NQ;}ET6vJSv^{4N^(~>8mw~6S>;%>+Hq`^gRs3(oC)`5oM^Tkq8&&xW8Xb8 zv)_#_&(30yqKqZ(eeD!!xoXY4?2NL&u)vW_oxU&xjW~k$n`CV*5zi^e_LxZ#)(0$! z5F5?zY`~0_@-ld5&_w(KvO02&#R0PA+Ke?3YzG^5V_{TmaS0vP!bdQqz50pt2v%o> zj6r(X6-MIT1aOQqsvN7$mBTq*8=-$@kX}9~Cvw=42t%iwo7j}+hIXmNmpx^rEONXr z#(^zFF9X3U2*D>D7KoLUFrcH+)hq6G^{zG|ajhvW0*n${D!e$%)syb=K+-n6h|He) z*NSBjr4()g2u5TpRM4p90)fE53tO?-Sot9JMp4O^zTI);>MD|L`3bcih6@(VE(lBT zQJ5Lk7@&qPHCGS@!fWGmF*TrZw$}yjAXthiaE5}=Vqj>|@Ib6LXQN!;@djd1H$nQ* zlThfx3}4L{_cSY1%xAA0G0#YWcT(GvAuy`U1hj{HRRC0RRM0A}O=*BIGlmGr-U<;* zFx$6_1Qsu_aJs{dJ`-E2aIwAWS<=`s-y|BC$`Y)oJhx?L(G?4r9vOf^f-3%0 z;6pnf&almTgWNYzkH7*cdzJYyi8A$`VC>Ji)@4DZSa3wTO#cWAY|Q9O_=B)FOAmfbIua8(1f2H=$oXUXZ)3ouv{5sW-s`;*#IZb4j&m8Y1is^Pf_ zy9`E3<&MRPG8Jp+utn+{cwOq8B}NiThtP}=4dh@M^)ANLfaY-lxm_rGytC3NJ1bma zQ8yxFGu`qQls)(nsX`{GEDAQrzywwmg2YFPk;EZl4&fXbv$3`e zp3vFEzznCt=vp-G@mgw-H%^?Vqdmay&TOMkJ=BW1tb~ySI}{lG}wNhQ`NQf*CxuOet_SDIDgMN+_DWh16If zDj~`=Lb)cn9oe@WMmtdU$IF;~#D)ZO;3AZ_5W>kYu-{phXoN^z%I_Iul3M_Pnwo-f z&-pCG?zV%&q7Ib8P^fz>d4$%*2wQO)n4?YBuv4oQ-Q_tkb{f@8Yvqax7r)1N9B65T!haX&?|+ zi>@KmOwCAciG7)HWvtnEW|5Rqro0jxj+z4BVtH}U zlrGuM^e@zaa7zUQOz$o&BhI#^54iE{yhLn+BBV=K8i8TD(#Z$2k~TO@Da6AL7L_1Q ztyw|Y+6Ia;mx3qxLJnh3^^C&47y@Q6l^a-eZX5x+u@~+Be5v*t?B^*)bl4^~iU(rl zY2jq^egCR_Dc~SVn4(1H$Ig=ZCkaB2Wtfr;NM@W(XO04pEOD-k8o$6I*#tsOE!|*z zX?ctTtEC*pp-oG5%+pT7E_@Ke$U3PKM;COj?7}%Yo5^BvZ6YoRcAlV8x*ioJl48k$ z-)K78J2_)tDn<(885gF$EBfdg|fo z2hvH^oT&jk!W#v8Mllp74A(ChP3Xqu+NZH^S$PsekJ%$Mxy{+stCV~lrUf87%N{Ew zIhF2oOL72hOpU3c0HP%QX+Qu~+Vys%KdwD@A7ii`CN$S#k`#N9de% zDH+Q0vee_z^SNE4He<ams{*-G{c?UWc=Ifi!R zOBKu0wyjr8;_gdD+{uD`faOJHPJ-w#RcTccUkWC(LJVbN-<+JKPesprNY}A?mfkz0 zhH#lZx1^wHd9dC@i!;llDOH}hdK;PzF_X*L9E*(LeK5eD$6D`eUY2B6CynF|km0%M zgLPOkZW1{C8XU;^hdO%Re3t|Q+vsiP4P$_SLyYhY@ zip;6ub~9j&v+*d6$bucbk{azYe zr*v|RT5zO6z$|X;TZWhv^`4Z8T{UEORYG?qI#ycLrikd;SQD3_DQd#1t1+=ac?*>- zyS0772vLbwV%69XC>b*-7K-A(H93=?Ws&2rX)Sg!L4%l@6d!l#R0GF|@ED3^VkEL^ zGHljBmDXXB66v4+KxWlprTJQ^9fl`C057$2Bs>wN(z54P+Ngk2U>!K8!z_4T&x?u< zy$V(+fFzVa2$aEXWGD(W0enk;JR2F-1m1VFSTpiNM2@;HcqG=F9V@Vtq%1_q6pls7dAyk>548~zFjEYdw<~dF?r`15>aC_Yl!(i# zE2#po$^*#)74$hJACqsPqg!l9D#VnJ1Nw2|9=CNz}z~3c2<_?7VqP8{@aTt8wE9ws;^d!X?;x>hJ2QpC;@ao|;4h!p5KAhPk z0$#MzC3M7>;vb-_X-HK9aHnw}WneT(GZU>7BTe$M1Xh`EX!TO=wBBqlO~$Sb=wLB` zcnT>cj!2_D2r+^RxNIJDaAdA{lIzgunbq4e4wAxTSIiYp?sqHp2B0L#7F29AQBbp; z<6?U!(3m&}+u5zddt)CZG5`UGF>ktO6$7McaSpbqP#}x0$W&TQB|PT+M7WR*OT`Av z%(S9AB)E{pB3OvQion4)bU^)WO#py{1<#AK?8~DSYMvdBhllE!a3vuZ`yomL+-3t1 zBFvUc$R~_f1@gRQr(!?lyFBW;Gpd7xW+!$yj2jfSN{+-u>QQL0Fy~k&)eRgUH!P2{ zsNiZ23sIUwn%edo&U@(f)tqsU5S|IFVofwZ&oK@Fw>J%n!fG!c+>q64Mo z)L7sLXe=$zLVT{+VS}Du)fs&;LqHo+8Wf-;Jm<7~0p@f8sb^SBaqPT|b>}wN&Eo$p zF0vn5n=o$7<^o-K%!974>Wq8eD&t_QwVm0Rx{*A(0F?=2T0WYQcYQDt`+!H8>CR>Y zLRJvMF!+Io86dIzuXX{924mgnT;4M80t@vlZ}b(V+zHBHxg#m(Im|L z8NzJ5yhbd#ImL+%d46?g6sNGs>coPWYys!NSu2e6H?L869%&#&r?+5y%2lrCuBGtG7(LttPn87ioi>=f{m{mbZ-T5#&-v8WPt zDnp8-(`;kfEiku%*H?8$f{=n`@)Kdq*dIiCWdc%e8g#N-@e6jF>yu9@W{MiLU@(^? zCM;7He;sujjNGw|Vc7N6oe?A3`L!$frsy)5cB7GxOA-D-MLzdKkCjX(-X3#xlwM+K_~N;(O?J85d2Ux zFnh}T74l&KDrD*ebKvLW}@% znrtQ13DWfx%W9-FqihX%1^c4+$F8?Zf$Je{47GX_1ssxzvd;-`REWz;rt2|SJG zFvv)3K-pJ@9yxJt5a&)&UcEEa3awGhc(_JE1(|E8^uYME?u?Qilwcty6hABsuUf4* zAR=}sX%#45=8^6Pj1H}gpX<(8JE4>Nhw$Km$~>$;elTdc7`|bv0}m^y4tu|KXB1z7 zv_jlYpvADk`+c!gTBoFPosO4CLWK|6Fx1Y5qfYtU@Y&Q6Rw;XNgh?8Fqa&XWZj9rMRA&iWq7qLQ5Dr=-8gbftlcXJ%>& zKsI2cWaa*-J7eW=u>Alv^2+P0J0tao8U^7&Pqt z)}3(=lvhNS8tF0?AEf_S%Z~XWItv)y8OT5R5quH)QlbJtWtz8M2~>OvRw;5?Ls;p z!1h?SkXTfh!rGW?+U^L&iU!F)3Y;4_#$>-GWS)5(czso8+^5fl04_i}(m7CK_D@(P zFiA;TfdXU0`&A@VD+=JEGQ~cN1lMA(DBc-IsE*6647vpj|T2Pw!7nFTaYm%Brld0ev%J(5z!)a7Ks1FXjzN$0ACpDb$!CIl?-!knd z`4~do3NwjOCV`XpOF4I&j+-WACIUyyB;}x` z*QZS@Reb;!K4Y#gN^r7Gg@ojnsLg>fEkaEvbD#)-cwl^0cSd>%3S;z_xhr)YwGhBh zDBzw6`)h!dChc6`N-IsoG%#c>1GIPbVhFerjgSHgPbzQV^Q$_eN{YVxB)q#AX$4mG z`qUy7AiX)V&C9Nc7B)uR{LV`ITsQ5oawemap+ZUK3d|`$uzy%2N-(PF2y}3)mde*q z`%-mAQf0ae^5UXW2mez8!z)EUZ?XH+b|TmCeyOUaJw`!Z)S5J}6fE#T@HoWwQsa~~ zhuD|8Gw$_R;kaR*w3sR}96X7H-AbG&y^ai@DEmW&CDL_BRgo63Khn#P-e=UDjp{gk zj)C!W-5K{-3HtI=Kvm*kI6B7=;E`N6Dunt~d46e9!xWPrg?gK!nx5;x3A9f!@zu!( z#xFAGiZkx@1H&X`9TW6s`5XE@{3^qfs71gav?(Qi0i)W{vLd4z80oFUh|5vP&}R@f}VrOBWejSia-}5rj+8 znv=6ZV4C!L66OqfeoDU;XWUbL*R11BAK~zYPw7Mp}RY zx^VD6`!`q@4i1iR%R@E;>oav{MAy+rNX7z@H6l(JMk0j}9>k`yB^_y{{)|8L^Je2Gw4{EB*lDg zhP(BWsX!sad7ShZ$MmaqdMbuKzp69BcM*p|l-8r;5Ld^ zEImpio?j?Nk&#h#*YJSFgGW3tzN$MTUXP;b55Vr zIv+FIAp(yyn%?LAzV~}C&+~u&&;LnsJXQZ~O)Df^W%^4~%GD6XI^TFTix^!}q&V8V zx#Zx~3W>Yz1@+;s5Itn*BAdU}5S=>Dx0*#Ul7btaJkU8}iV8u5N0|SDOSwtBKsAk? zZ?%Y~&hxEi5tWf}UYb7)+u0*QW8A^841g)Dm)Jm&#D3p=RJSaFi4@e6d~jr>B388r z=M#HUXKKz?-!p)xuv3JUsy^!=e6Pum5x*m)q=FP zRHwcTxTL7KX~avblT%I7Drfa-JFm_+Ud`euxSKXY;DOYU zDio4$2&Gu5WPlc;A&~{}>oQ9B`-CYtZqzEfld;nTYl;w3$D_Uzm0Bn&?&#;dUM&Kv zGl#2LRANn8Q-sB>1op`{-IbiVstLQ|9n}!;O^80v4nkbcT*YkNlLvgeYkd zW5PJaPB4e7p(u6ca5anaO4%sF44pgq)ry_@G;zb!(~9JWkeX3K>$&%jn+jD{tB`ze z1b|faaq5TC3yRWY-O|Xg6Kp}r%lpI45_6!`$+97VC3BQA^S;6xrOHYypm4NMJm34q zoe);2xm2A!j8beV&nT7W1ck8omD7-K^?a*EI(63IY8FqC#nf-AfN<{tt%&=;3$Rf7 z14$&TTDh$esPUoqkDpJhPmw_2jG=V20u84kXe$yt8i#2EH>%Bh|M>Ybl$5{WThVFN z{wcsDkV{)n+9FB;p_ab!`|fX$bW^O@V@0=<$RUj z3+n>2j$g!T&-!0Gge&r7p zgr_J}xsWm&`8iLjpbO5Su7`LS*R_-jy>Iw5Ohc6bVke%t`BTb>cmU_1gGbXq_K^Oe z@4FgWTjva1&Ejd4XsH_r=E&`eJ(GV(^#}DffNL|A>&f4&hL+WNzSS(^A8RA0^vW3> zf4?a^Q(_X$5u|HUd|GPIRzrL0Jl|>-`GTpiAaD)~Pj2oW-Pt=nxwm(4|BaV+ADuNFyW#Ql)=g7ABG(EcvP_8LBpu2F#>12ya2?=~ zNZ>kEORKMCR!ax67fLs}Vt4)@msf=jfln*Q;7uN8@@{u_k6zz9d2#pP^+`{>(Hnl? zg+H$RdkYLGg9*sbz1DFg6HuV&D#@i7R!wT!QB-fZ$Y|AKZCNkX%Nkq}B1NGO%g5f+ zBxK}gpN#bW93mV!t5Q~K7VXcQ*kWaWzR>k>H#u0q;wqQm;y zzHt)SvN=TZsi5f^9l7c9L{(?T@-O8*^b73o9q+$>@XEpd$=sZjuin&YRqd~}gw+b? z6F{mS3|Bmg547#MrYs<4$GquVJyY}{HX@#vwo~^UOW?#H&wm9B8d9i0ciKE_t zAN;Og^I4k2RVy%RY}3V)IDWAwfA_O6i8sq}^npR+J)Oj_JK25x?uoxZFQToOYr6VqMX2~)#%ub# zIcN3hch8EnjMb)o^e`7K>hfamVwNv{-RcyY`l9dQBu+l+M<4AzzIZ{eNETXcR?m<7 z^u?T;{as9Ry~X_M!`+j;#mjm8C5oe=;B}ZTmo8VpJ8C?FKfYI!#0;jt)|W{@PA}&L zcB=(_HYX=Xy9dX4fTw(s)#x8}zsT(9|Nr?eqhscCzx@w!0N=~+vfy|xf5it}ji0vK z2YC8HQ(o;|?10e-V<%2)?$Z2w`lSBMmzNhS?nh7GWKe0s$|!1Jsz!uH4e%gcP13J8 z-A~KvSY)v*>MNJlCX4#+_}2XBTW^e;NuQtB%d0XbR}g`8y#GJoeVhEax zid#VNJ49DZg5)V}GDx0g5+u-xO*N~VYR*`(rp5L0*gQ!as3_%q`U{%3WI6y!Wv~`7DEEQ1o7uCIvKn{6nyn6osn>oNYj*j;P+X)%6aG#APkDq(zw@i)#WwnycVlvC z-{OwapcUl-@m3IlC(ivM{yjC}=WU*!@`>Mb@x-rKlvsD-XGdQ?{nL~1o=<-@>$mm} zL_9CixUxD=e5KANHNVX4OMHCqAc4fo2M^z=rsZ_%#?mAY&kE9~blbAjJv0?t zNnoXW9XY^K@isFp(-w=#%jI%dFcAR>S9|!;GtUOC#o*v4ra$6mdHqx_MQ)+b>iSu+ z4u^d8DxGmw`vj9Cb$0#CZGy2M@R`w>dgb}YpXHfZ@fLaiW~Mss{>JxxmS<+gWB&b{ znd;byoAci7riI6jzr3=l7}I+?A*<}2Y98L(Q)T%)tmx7{gL#-e&u2r34}9ahL&p}~ z7;_^8Pk$FT#-b6%chYbA@5&#Z`;%AS)d(vhe2b@XgdTn1U;n_ndW1zUIXjI7TzQYD zadw3FCf#?@EIs>ocoyGbyx7LMk-1VHb@s1~n30yvO_D-=R%EzK5To?>t`4&wMF-@ELrl z*_-}@39#PdrBID9nxzl@qo4K6Mi_tTXAr|w@9^wy`q>ThZauDd<+y&fmhJLA& zr7(Jj&;60Fdd4Gs;F&wF&wkUt+r{?u8>Z0op3$)~zQe+%e77SEUcGbo?cO z!)t4uCntwx4rhPt_Qj*8Jb|ngUArMh5&=g|p%4zDE2}FaRR+Z0QF3Ov*@a{G9vK@F+vrM6A8n+Qg!M;R!fRuY=#n8|{ijlanB{4?x7eB11w zywQ2^p!?*t*DrbmRS_m#S1;lYNE?xJ)6YYTmhiJ%YLIu*j&kw{%Pg0p_v-YIb@xwR z?-~16p=T|ggZLAwG1?KAMF?X}78`PWNnGon=t zGElRqaVfu}#Gr11NI#hmtRO9@3LWK($_P)6_Z}QSUf*8ypjwYpSVsP&fR}=G4@!$s z6GFXl6g*HRh~oULnW@EaSN?qP^-uQS+I_fpaB^$!_5I_My`x)uj}HCK{CK(YHPg~G zjw*vBoblu+6>3p%T&Faula&5T>2OrWyU=v8eR(v(c#dX%yR>3wrc2dOAAfjwZ};KL zkCCJHf9>wc{^7x*$JfMN=POgKUxSCH8cV>0RMJ*YPp`0n^!hq``~@~WWHsWgy^J+g zH!(i7GEJQ=ZL+D^D>TIluehXIuG7O6a~BNP-#_=Y%gZUwP~7VD zrkA8DGd*1O*-;ikQ>m|(M5EaSFBfYU4AwiIUs)MzsB84!lKb zN3-+M(Lxr!bL65p&p+Y>BNLqO})52}~#h2L53|;!E(d11%Ixd5=%<+8u=5T-FBbXCfwwI-DS(<^V;2v0wQHdpF{c>Yirk9ccu_d$2}{+nZ` zW8ph(ldel|Uu}aUSQIU#9ojL13YYha1dr$0IQ zSk-PeKS@XQVlu_#1^5Em(dl(onzqN8ST($cytL*AE^)Ir*ApFA|R@U6Z$qf@UMVXLHAE7fx-3AhUjP`UCdI zG`0&ZPrP*Fa!3159zWc_zto-6v6#Gq4W-Yz*>fhN)@u)?XF3U9^~l`4@uE0y@9ERE zTI2b%#chl`#U<hY&t>z_$ ztBvJ9mj(Vb?>8NEDXyxtrKx5QsgR`#>|!Mj(e7Zv>sWg>UFS`{w=?FcZ$8|;zjxHb z48D^{xY%D)bT{Qmw+8wwq}RD{hGg<~I!kM;aEY#|4j6 z>v~^cowl@;ruxLxyIih_;`?<;|IAgIW0wb?OjDU5%-6kzfu#09q$)redM3EGdRiUw zVsr*T_ksE7ewkJZi;Pv%bYt(q{*yn)MMR)kVD=* z-0C`{%S5fVoW_s-iT&5#Si8;deXx7^bi{DcNfCib(rmi+=GD2j|lJc424$&snkm6hjw$Su6K2kkHfU17)M%TA`efROA zmnJF(Z^7f%NLv7yfyqKp?9lMod7uH+#`KZi9iv}UM(5vqJm&2;o}4^5{Pe;IcZ=X! z6qN~Cq_D{!t#g9U!hyDSdpjLq$9Sga-eh8R(WqljeS}Z;ZuJ(u?+%4B>LcmZqDCXq z@Pg}}Ub#d&^(ml;F@aL1hdyW8@lw{-f*-mL3~N$0Ube6sL@D$)j6|qo3z}g2_Ibk1 zUXRu@VIHl|7rg!W5oWAcvk<5C?T7pKZa=c-N?G5$XIx18fHr+}2-py=FtX0%U@&dG zb!qTL8hRZLs*x92Ec1E!($aurRSApH%vB?d;%Pzt@bKvD`RBe}d3?Qh1`Rzb#n9BW z*1;i8ejvh7?+MKWhb}3S8|AY+#rXJ5OyA;PtG>x-Fet!{$B&O*0tq~XL@xU7@ilv! z>19fW#FQ66g4&D*=I(5rUHVOcK-%1t$6sWzJo5|ZpBFGoxn(^v^*j1zninGPdXAeW zZE9VTHBXlJ&Cac3zQaPd zL0><>ioAF9qN=N}xe<=9 ze)!8i^6S2AW;$eDo;*A`?gK#XpBx^YgX%KLFa&TF?UE8dpB5h zqKqeE)?|6=v8S6UKkw$4llyz0zPbD0*5i{LTYC>PW_fyE%(%{_BmzMxz-rp^ znuzDVk?H7Yyy1TBa~^w=59ytEvDspG!OlNhkd008r1(oDma?Nx0BZT3YmWJzTIIeV zDV4$thB@~5_S~|^SL#g!pHIFsAV;(gu~FvL7KQ1}p#8kOTGYXxVz;_0Go7P(JGyAz zu6)l2IImhpIMNhU>P<7kphN*e2zvbKX{x_-74$7N`}BF^{H$BT>NMN7ny7~;mZm~! z)S|bWhAE9AwmSEIdHUt^RvzE?*y`)9%v%l6s#cL(#h0YrPlLYK=UG+zV)pT;?N;+< z=iEI!c|*wg=)sHo2YU&a4-XdZ#}+hA8xT%@TgWLPN83^NFY$q9W^L_~Deaw|A`7in ztK6tJ4?mr>+Jh(emu04UU7gzEM|6wAJ^3&oyEgV>xfICjyD-T(p0`)N&xO@)D{lVs zed39^UtWK*|Dd4r)o!f9^28LHFGW(EXy^_U!NCfcYx-BE^qX*mmh514$euG->?!MC z7Uw>9+T9d_f{(O2Ngu3!S`;Q%lm-&EQCb&8j<37jrfJ`_lQc<7W;p7(oHD9?WZfiv z^aAx`diwQXp*&UXzc|SGSB?9Ctxf)RD0#5HXUcBc^M2q4qju& zcJz$>QaiY<!AyuNyxFq`rCkuB$Q|WbAiY3ayNduO{j2_2VNt@hq{ z8AxV#4-X#fJ-Ghz{1jwe>01K{CA+TAr;iXFI8lWTV|3Ylowlytf=6YKz_Ti4Q=TR%Oj+|#_!=bEmld{u{)T_>8Z#HACn0rrmTNMm0h)nLj zeeW!BJEq|jh9a>XaB5jtwt$i#9buWtdKc9!9cnsfM69GYDCR>^j>q;*4AG9Wbekyx0~DN{`;My{RDH1 zUa9Z$?a+tR1SY8_879F5s*#XV6KldP-R^|yaW-IOaBb~t_Vym{9i1ETl>-a&!J+{v z8PG5wP(4hWq%__G;^nGr>Db!$_0~Jp&GPoyfMa`0$14c^i;qs0trwsR6GHE#pCmiJDHXGo+ z;kw9X(WsTlGJh8a%3W|4224k*y>vz;>W>}7`*2jHp}cN;Y3VbD7{=3iXYbMDA`11k z-`exvD0(S~Uft~-ctVp`=>pR4S0LEQN!;Ap0t^qMS35Hmb4J(J#%TQB)&AbW@&3s> zvp;SN+!PQzy5N&_tUe-}>&Rzuvb&m^izyq|dR;v%5pCo?7EIoZ)$(p*F47nKdWj6S z^BKp#F1cz~nLj`N#pP{BXJMsoFqyh3{96Y#J$pINt@OL})ByV(3k`3uzeUkrN33cC z&lwwk?CROh{a!mI@w{>Y26i zvtEGUtmbiz7Usx0gfk4R!-FM{tMh{nA2u$B&=%f+XOEg->QTlEb65AOMY+J>dpoDfO=J4q*#+lGQ zb%z75%>=q3j~|#kiMnq+Irw-YlLt?Ar-z&eRK;x#xgsj>A`p|xn{6O5HX04R9oH+e z-x8yvJ+t7GkN;}bNMP-yUVj3{ee~e|1Att98(#^dnRORQhK>@8OVegOS-MtNvb(J_ zY9`i76V6}L1dT+BC54nc`@zne9cLIvx7TRwqd0ESw3~)YbPv_6NmH2yAg%tGi^ay#UbKy0Rny9JPXlEJn0V7 zWT%gu=f{x6QRQ5LJ)IAo30cz{$=bGHCBvciDGj)bUsq0rq+Sd4vek)-T?>s18gI#B zk8Wtri|OX0o^lWI2%VwGccED5-{5IMggclHgz9PDC8lbVR>6M2rwJ~B2PO=q*!WGBQLgV@X51<=z&}F8d&4- zEI6L>LFImJQ8~fQuAZC7zpkI5UB#L1wzfB%oz3Z!YSvy^t7D(J;)+ziX9{X?Mhf$_ zT*ZdCjmflENHy1K%O^VQ-s;>~2)hJE(&1W*H$(+Kv{lPlF@e%k?WQYR;5|EI%Zyjk z_J}C)ipVEWeG5kI_LWa|!Xo@_51qA&KGL^HN1H~)WL{>q8nsFu_HMq|@9Q$Kf3Hk# zoRE=&ShORMcp#jmdAc|Y#LEfchg+j0=};Cnx6_=reEkImD{P_qPn~;v50?z2US_C> z1>Jm|FQDO4INH26P+tq+*l+2hJU38fZGIHZ0e1KhO9tu%du-t847j`A!`a{2F@^fX zpr@&05n9d-G-a^N(S@}UDn7VrL=yFPWM3ZKVT>L%)Pz+p^d{NwZ56+wZAvYlp%gY7~C0d&Ch zHOkietYf-Qn>ygG>z%+?bl|VMXEBh7y4dmKu!2>*W8V9nuw5;sIb+pI%E?_g;Q^37u@9=HhWF0hY?Va=x~$x?AhCX+J|08d6b)f8JrqH? z4&`{Jj)Y~F*Vevv@A&K_EkE|^%eQW#0Ph`5ds@jPB-W3kWw?eI#>Xd@fuQX|_aui)?x;g+W0Pke~k)VE* zZkqeLrSw$O6a7z0};%^giCb&=t^!q%Ld z@~=W(fR7qRbsQaDeYLR0<5kA0G0F!8ZI4RBRFC2g?45%>0%R-2X^TMn6e|Iq03{U} z>jR9$?uKuy7onqe`jehFS}o$)F<*Xif{Q)M|C~7wQ)@VBcT6{eqK#0>hX(ExeNorY z&c;wD>N9R}*3x9)S<8z@FUR7-VI@ys^H$JyD=oAHIVe$rm@TD^4VSABr#ca5UubM{ zX1r03;P%74vpm_<8-jGOb`_8f*RyuoqLQ%t980oPAPcO_nW>$!wzf9hJw6%j;Jo~6 z`zN31zqt4Hw@==gA{9=Jg~o%R&l_?1hOUFAeLZ_l-A0(2KG!uIxIuHU)tzd$G-s?@pW|m(bpz_Fz0*sR zaw5MjRjJNg)_^Nq{tbk5)ctXN^WBRqSEE;f zA!4Qy@`?g6ZK-;zT*)lI>7Je{kQ;xtAe4VMOSF)rXF0@b?_UFcsL8@+z zSzFZzQ}Z^0n0wY}!ImeUa=9h|AA^Ad?3xqXQN0aJhgupiYwtFciX%H_GI&7tZ({PgZSV~=KZD1Pc|Z(sk^ z*M59%sN%|K8(O-B!9q}cIKE*51kg&UO+!a_sig5s&DxrWt;P|f!1wwAU4iOTO@*Ln zKB4;CS$Ys8lyQP^fvs_M!K${~2zAx`@dW1#I;IYft`=PVxN!PLXY=?y4_<$8@5z2S zxnF#_cR>ojbXEaG4MY6i#@FJ~grtZf2WtvQ+mTq`sSdE^b|(wRqrPPHhYw!5bLXAM zX9?Bun~z$#;6J3nMPraOMGF|-=_lM*b~`|6QMX_1hWNlU=GNA%e;axC(Nt0K=qIkf zj3st<^Gpr6uF>=+`Vq2`>>uheI_Neg-2h(I=2S?KR}ReCfMau$9XR?1xAq<@>kz8$ z?k}ub(3D%xia1AU`?lT`Mt1RFG9GT|MyuDas+_8*f5zh6Xa&b!49*t@Cd9gfuxJRW z9?h2ljiIJ(4L63{8-uN_?)qe7j2?g5U|Ez4!FjE)HCPpn+SKf(w$CMy=n;Qb7$JdY zMT~z*MXUzSKNaG(#LM%|B;u!bj9Mrji4Q#Wy2V_1 z*$XK}n;XuN^!3!x#!HtLAc@QAJ8U<#NyW9bDnXEPy`};GB>4JvU`|yx*GP^JkdjoB z1m--opYUMCd+UY%)U>^@gW*m6A#g^UM3g>12DnWXD`+xaHG-0(t%EQg{<4+g6c`xP zuT>KX1+`s?eVH?c5+2njrolm1Z$dq5B zlYO#v6Uj~D*F{4)0Kt45{EaOWUXnrEs@<+(1Mo}zalLnbs9CGiqgqGU7mr>!xPN%S zn>us!r`D2=lHg9KFW)mmf~=L139sB~h|4{#)8@9$tjX!~&UiL)DMK8=ck}O(tJgcoU?kjh8@7;bC|Wpu8XP}1{d&fAG`Pk;Rtn%zh6YeVuQps@+=YNNQjyI?%P&qQ72;7}DytX+27I8|5M^s0_Vw=;m zIbOO4dv8DPK74cG4dTnGinCJGk`}-LFxWSIPbkyqZ6XTJWYy*^R&)7kp?Qk(NeI03 z z6Y?K^zTc}~mrhAf^s$OkQmk`=NGADMMW>)N6$=|GblRp-2I|MkmYxg*5W9EiLrpQ~ zrXC$MjCd=*1Ru2W1~RrJJ)CTM+;7@n0KCeZUS!dDv!it$ytR99fA7J9QAg{&=;gH= z=$)mnI;575ZTxQPGlr7G8y!8S*0-x2JsEX@4Y!+}etX&-TwpXV=={-JK(D#sO24P|A$DdPf`)ws z!$)^jlp+mj#UWxT788_D?by+R9$Blt&)EfXxAV%2iw0>nx7yYeXGo~XkKhcEqTqb3 z`yg8zLC>b&X*5VNR*g}?kG;c(4|g9QFLWoh=EfM{qtG14-b`zFxU?vIQ_@uXWnsej zRnD2Kj)8-*!@NpZoPe&cc-A6M^-nw`ggkyb9Az-(PpUN6J=de+?v**VVOG{_B*X@~8J ziy+lZ(#4uqQ&5mm=cI^&Re^H3Q~`Tg9OJmN`5&l%?TH#Be*IWSpfKnqJAmsM&q$~q zLOd^9!U%nEnEH#;UV9tCQPLJ(DzF-cF}%*@kv~@iKpo0~wetRo2sCWRf~i#FN-A1XKSsXlZp_?$Zpox(w?xa|F)bIwZj zNCc;L%CmKmgSzehcG%@nP3y?nP+xeVRnNUqiOcHW*{ zgTIzQta0_jFJ6D?l~+Hq_OSo$3ej$MFy3kK-TcL__e5I5FCcBb0r{b(-4S z;05@av?i$1mZBZ!^m4FRUjvCv0c)c|9L|}0+75sIR6Yn(9dfrxd;^~C1n!UmaMnjE zrM=mtb7eL3xuDqxl0_Z()K<9SsqBL)T4+SR1eksdB+Ug2sNuGx?A4&C^IMkBKt+AA)}oChFxqI57)X7S9|I3}aPKg7+AV3F z`b$u>{N~BwFqL5n;WlJPH%s(P(}F`pyKI#sslxJLtz0i>{mY&1?Mu2CIB? zjvxOkl|zoqVW-pShlT`H>utx!+=;h|>F)4sTP!_XbJ|2(9YL`l+q7(Q!e7I*^0h+n z>Z--?-S`e0Zan=m{TOr(H4tb!h!CgbwgsmGmRmXK58Dk@H@Q;$x}?Bj<#R>2(rB!; zdHjtvl~w+^lfRhXZuj<&KYgT&_R;M(4nHlL$)0<7&b!Wynz`-aa%GvDLbXHLaQ*ZY z#2adL4KcYkAuCjC=>1DbRa^nEEw`~#VR35RCh+EkLc{3kiG+i&d7(1WJt z4rNv-D~oQ9oF~FpjzxG{BrF@;W;v^hm^5!~=5>0z$9pc5hl^4z71cVeL zNLyRCt~+ul3a>5gPItzWoHaNN0hi|(9zP=eb-t=(^p(2Qu_8s(EOLOdHVO7 zHlMS$w)PcYIgTifPbLV??LC+8?liG#YBYRCj~^lj4mu~$T_c^zV`#OYy+Ua8q$;jh zXmf4tW0N5z!%`8wck9lJFYTSA;D6BzLNodtR1S=lXD@^B#Cq^+ByO~Fmrl^iQ8;#- z1lzpLsnuvRuMh&14@mC?b%iUofrJpZjaSUQLr7e2OUKjInDilCW_9Wa0eg@+dh}Q> z{>3HlxxMA)L`}X1h_tUU<4rARv1=DZ$gRceJA2Q0gHvOT=`7B;=A!vjUMiu_Q&7ic z9QXr&kCSLeW3WS+2a`_gUToS}wcGr4L?))yW~P=%pSRE+C`>a^j>63ld*b_`UdwE@ zwiPS5BC79I8Jc?jPaPh;Nts~Lvv0Lip6ycZw!(Yj^9L6SX`ngS6zX;wJJrqXAuB^` zYajiXf1Qk(eZ9zfvV(Zk)Wo(r7B})cP?xK{+3X?sZV1}X$neJ}#md^+jnq#1zln8} zu-kj#@)SzsqHzXXA7U^ZiXJC}FTgq8Rxq=v1ZRUo7Rzq-&ZhD}1;-!__SFe+QJ@Yz3J^#g z1En5BiM?<`1gWrR=uT7F6^*R%uS=(vE62yi#+>)jl>~5n0C5Seh)cKm?(t}Px9^-0 z`0pQ|guw5&wO4z?v%i1){%iSrzl~Nyc|maCoLJb@X2IY>yER)R&W+xe_T)p+w&s;@ zr*_12j=#>Fv0O(*5vuH@>OU@8ZaY*HRNFxTH{#m0!v~?fbqzAD$YLNJGLaaZm|0t! zDkZ5H3(nS(e$Q1g^ZCaxU67L;$Xf&4?DbA?u1#68P7|~-bc%!f+f7@vdZGPC#e+L% zw!Fjz^|hBzS0nhHI;0!ob=%8r=nM~&bs)q>RB0fyB;UBPkwCr*ZmX%Aw>sHX<56Ea930=@eY_`~aWEykJz6Pc zP|H(%pw6+28w`{PhXH`hU&mvO#KL-W;!rF$I-1sM<)8n(UQ68S&2H|Vyy4VPjdT0K zYn_8Lm8z*{S0_v{9TFsIUz=qUlDj{iXv}I9UeRGTAoZ0g9q&xb1ukE6ioPYe$ z-%!Zz=Mz9$p(ei0K(LM27KCKjRO0XUXmKYiGo#%zo-m2E(Mw!E7~gv{%Y6JsWtsQj zkkr~!G|Va4f?>(=h&LQO4FpwEK=W_3#Q6BD6whwaORf465oZ1867>j*((CFXhsb7vF2@m-7qWOF- zpe1MAeCU?A8()C9OH#CnXa+bYQ|o9<<6qjoxj5{h&~>aTP`|WBP2~* zmU9Yx_S$N#y!kh*#l*}TRKETlgpqrD2lwAtwp+Kh+Vnnhvu~ypYpd8-NWFo>-K3H? zXiuuStJzy@d+8je70}{2>Z^8xL7-B7{5boqbKF^!lF9kr-f1=@*Q1gY26_Y1vJ;Jnout)ex|HNp zaqh*o%Nt+d%UJv?^-7;zA)Y@^9$NSOcgoZE)HW-+*61L3GoCR97HJuNPnT%nmZVm1 z{^_SJ7L!i7kKev^_vXvDF4(xMeXWU|nbme@W@S{!#*{1BUk5|WE=Bp*TSx`*;~;sm z<2&l2EQ<-lq51~1Hm6rxSzzZ@8`_~hIu4#K(3Z_93Ff*J5I5+{pts zwv*!pt8MB{;R#?V0U^By0U-gh)K+3Xbrg_q>FMIcn%h^4Z9k*cc5-}fwM{*}N*oR` zkQ~1-aT&2Di8<*+^2~IQ)SiZAF!Sv{K4o#T+V0$b%4%EfYkj=3Q%3B)v3v0PUVrbc zQ9QF?nW@E6Rp)9WBI0t`fZ5?a59q(Z1H_UtRuw8ZXRJKA3@o>{I>4rXf9@13VH+_W zPhAe%3RXVTDQd@11u3|pP}z5N*a-GE!-P)90~t8SY8UbZbsz4uhtQNxGK9oXNuh~2 zl6SXQLyzHVdRoOPvWy!Doqo*aJOrImd)~>>6(YG*Yq&E#xMNp#pdmW(i)Tr2OvOVS z*ktLnvvNe>#BL1IT1z#^M$r7cUgzHN;X@_jS8qT%@)sV$|FuS+wW^6{oBk3^Fk9?2Tp#rL-At zqO`qbBjJNO>4#sz;$la5&Js!*4BQ>tJmeEU;WruJan==p|AFpANz{q{YOs-3LPGe@$`ag zc+^pra=|rSBtLmeZM;^%4826_6C>9*Ks{B_4wI2(IqRjBRM)J*GNEqiDw3V7%-KH> z;Dwsvkce`mhhR(~=50AWTp+zvNZf>MHWv_A&o9Qi_!V%nQqL+$RH_nXhU5eJY&2^r zC=FB$PxAbWZC1;)`mf%R7Dq_ncTeuk7yp#j+#8#CO&S@vEG-pj>EJo?p1ABiNvW-f z0*pW35~HJ;b8hb{{#^2l1LChmtM+cv7v_<_AW8`U9~@BQTX-_)jn7@}4mXY+R6q zr%7ML2IZfbgt!I@;322De6Xwzit*VKOubR;EuY&^JjJ(ibZKNUl45Ibr&SmSG=P$1 z>(tyfv6Ix|xDJMCD53h*^H`Etx0^EkDx}wiL`&v&$(td!ZSXE|IMlqeiCIUkRo&ON zbYh=EvI6Y0H=CW?@^Y)s?W<8*o15Lw{q{eE%7g?$cE|?XO5Kn6k$2>p+t#6hr_yW5 za-TiJ)a;HdE}vh1lBn7?Q|oB$YEfoODAGX7;_ZVX3tf4<@riyDzZ33}{N*Pk(`ReK z37yIj{R?@ zbBcHG?Y*)4)?}im4j=?ca5Xp7Nnsfe!V*&ZllpOWApPDZ9gvwvSzvZF+vibAnrt{F z)aa7PGKT;TUr@^anwoxifUZrbg;T3}wPSU$dimL=UHYy_Bwb$+^)E>-gh9Xy+?<@V z{2&cc^oXj~VBXqA3rf}mqgBe3)2-wq4287sbU-K<5#^*C*XY%z@tKJ6fc zb$#-_`pR?VD2Ealk(@UF0YtF=yjgUt-zd%EPpoNWXYw2 z{5GU9VoRv!a$H1Ti^NC~`j7`|Q24Hn#ARY^H3sdk^8KY06bfA9Xomk%DE zY4%Uu1&G!dxI%!Qyf&{^@GXs~mIJ8=30O2XsVN+tB-8fFvtOvjy4sGOsz}#ehYr!385l?pRl{i_@pXL`-vb>WuA_=L5*>v=>e5}SSTY^7YNE0R0RPa@zrt5e}E5mMI9DvQ&j`+w?FOzvg%jzJlk7&s+p54 z>*5?tQd%7l0YOx>zS^o@0!gK|OPoVtW|K!B$+;@KIK9Xit7c#v6kh#s^XlW{k1U#v zFVL}1>OucO6H$8DXqKTopoP%CtrfBe5u?Iv;1G+i)HaqDuo%K7Ep<4U`D8PQThMCp zVo5@Kmv(T z4k8E%C~|`fz8Z+I>E|UH>DzuJE#w{i82R^2P+HFRNYiNG1*T7ohF~rO%fl^-cuIuy zvE+QgIQ&>!p_e4RT6SC!NHSJR5h5B8gbIH-6pZ{>G?5Zn$`J9)Ph8W7D5=~? zG^VU9L0i`rXCkklPMH@Xd`7SYf#8R52IZ)f7Z2zaG@NCr<%lXNW!Yd8aXU~|OteY{ za1d@BB`rxTKc#&_P7azy-{kka)uQD~HXlUHyjn>K@PgjO9{9Y-gGNv}in zErlQbJe$Oix`*WNQ^TD`$5QKR53zhi1Y}xxbqzcj8sI?mtapQArEu0AP$lYfr>*tqIo_cQtD=#LG% zFn^POj{exV`day${4;-?8-3=Wh#>o?raD}YkMk5tHZ?* zn|EX?YtQCcKe>B!yyRJ%s)<^S^g^UK}Y@T(bd9&ncT_sy~Cps^-Fi#M^ z)1hLGzMR4&$9}U}Ws9n(J+t?Wp10)Hmpt##fexAWyuFA^M3_`*g%eJRL`MS=vH>BlB~J?k)IY>!q&Cje_7L$rW*6fO)my|>T%)_pMRMFN@A zJ~X`=fE;{jGY{KDZtmpH#ZgFl4{>vnDp_i_JiQ=h*{@Ys#_05Y>*3++t3Ew{Kr<_N z4F(Ud1JssmqkE&@B21~;;tY;nYW6*T`s4kT=bqf4IDj|8rQ<)gu#q6>1k07Y!FHN5 zCsms2tz~B4+ovB11>Kzz<+yu8KlNR*gJ;qdH%H(35B@Cq*|b?s1=dgk(Ur}IL`~+{ zL6Rasr@*1YQ!X^kV(}8jKQtP1?=BcerO1-8;UGKFvQDE%UL6slRJO_9a2K}dwJQm( zBJibVmyFxneO#zXRfc`)jeRjl7@lNfJ92G&0O1U0S8*u{x-TY4K0cJ@My-rGNXxqd zd%WC8Qinj2O!H`7CuzkG{UbB1ZQlnoS#Qc>SRH(Ryb)T^O@Ls9{VX*2i90u5 z9L;SSHTC!IJ$Zdrn0#~=l(E40Wp^kWovOPR){Fm4EV7V@;^Xl<-948Tz+*ZMk8GCh5=2dZ-TSq|p*u)3>j?=|d;t^Q+Gk)Ip z1uP&YKvo1qnHr5vw0nTO8ek}az;v@qkYM~(o?^UA&jmsq&y+_TuC~%%T$aUeJX(iE zX@dZTl^FU0_>$+M>j$cSH2R%0J8cz36A_H5H(qG{eR*YtQMY$rD}|G#aa?(bDbO>G zJ|zRCED(>?6M9GLjFDdExD)s&%I+YT@mD=(uGlLw6*J3tvYK(8R6wyvy&$&5F~ymZ zT4~XUP%BWBw9-jsi^$70P*A2BFsBe=cuoIeT=fQIBR7{{mrnHp#hq}!AVKnhBWI~? zXnZuC9A&P9dPUHnC?QvxDr3!<&}b&|G4te{qL!}fyo+sm#zmJ5Eu}ymSBI?fXajixsRus8n?%aB)aH{RRdkJ_Kel zDZnOmUt6q-k|#TA&g!{coGHGEGCuv)##y{fm`rJ({tLaERBj>3LW83NLZ3i?BSH>? zR^@q5hMYEe_SI%zcEn7Z8FhR)WmMVWmNH+*^-!Qhb=vx)N{Sq0SQxo|TET;pQKu{} z8#E90>Wvo{jhc-GG*@FIMWCy3R;XxA{j54rv4^f4;*1c^X5VAlZC#+kD>r<8Ex@U6WUiF*%U(?v(y+bU?78g5g9qD@f>L;Bbb9FUWbbn1FoZrg_=%8oJQx>^xEj| zB9q=<@-14FLQ#=K>23WU^kcEYdong{g}c6cQ~s=q^%mQlQjQzF)Nudk!f8U3(TJ3w zy5yY^m5oHtIyzzlm!K#96;mCgpmky zrASh4R2RxZlQZLuL`5!o$v#IGIiILhE`9_f*oMx?LSY5S*j}V_tM5~Wo3l72h*ADC zz5sghMFT3JO@`6_hszo;89q)n$3sCsWhtG_!jo0(N;ncAO7o+L1UVInBE zq`Y9%e?gU~j}$tG3I?j1qdfV%^g?E0808e1j|tjiY#?W+J`o^!CDS9d0%Szf#%FOqjXC2d0B2WMHk!3F*jt%TwsK zK7c(oqpeXUtcP`txtx@A@`Oq@Y$n-rjLIm7QKJgspnU1_TB9YNCW7}fQ;SZ8ZGw*e zA7ziSt|W?uP)b32lJIKel=Dw6&v|P;Vd-(Yrq|iY(f&O}Fc0Pj*T!q<_mRX#@&qFh&Cb$T4fhX$=Y2u+#r@M>bBH9I9I!^KE z3#sbDtk9%AK_C)`<8I3}H{=zyT0Kn3EzazcFVtE1g%p^i2^}^F)}Cn!Z_|ds3$X;d zJ(W-G%8i@(LaaUI3)w%EnwEYa`P~p(BFtKjHjIL>Ajn)%3!t|kGgTdJ)0Xrauga1A zb?@l#c+@efL%!i15ZZs4+3~9cHOMC>Lr%goqEmQA#w3hrO$LV&(v#D z6w+M43e+LRh{{=<8>j_?9jul%0Md(}jW}m-YNT6xyAR5LUG!QCW=XSz5vF21lplGM zrUQ}wU5i$xa@3s)Y&KnIrmBl?;+Lgu5RZS+7#abm!zhk#y3ebJ6ELB=sf|Ov!Zy^} zt;$-QGnY0P4@(~%g{EU1q$&-2_2I$Wd9mrbuhIM!9J@E<+R?vuI^_ITO%mlg)iug5 z9Kxs>!)n+?7OOX$7OzZPI1QUu!Be_Wc13`O)L^TZdw-m`uTN{=Li_FHM{3Rz*@HJppJ*ilOs+7zXF~``2&x&Ps9ikME}z$8T%B8&i#u z?>{Pyk^Q#ziNUL9KmW$w+xdCFt=;I|KKuJe_mA`Uep?&7I#uek_jalE@!J|4?d<38 zKPdW4ep~BapVD)>w_o&}{5Cq8I`{WFx|_eXa20>=Cwu{dQc{<$y)nPWK{MVN<)g$ zU|NTCM?4P-(gFk->ccf5FO*Ri8=e^(c(hmi(_6cb!t7i0vS=wvqU0#Nr?ZS2N|bnE zJI;C8Qgv;c)$LV=J!i8TG51cAnRm1_yL0>cf_3+yH=&LidujxbC{AO0Co$Xz9+ER2 z95-wub55|%MHUy02GP+GXco~aV>y|np1bfqTvF>MwKiDNN^j_8$wE*guhKEoV~y-p zBUSH|)^Ibm%A;>r3QDAT5y25AkWQV=n@(QEHALE=tNQ#mzL-{j2Zq7fG0CofgE1tuMG;?Xu?~^JsutZT zKvyr9ibSI3-WI2L3zp&H?WIq2E?jGQ3k5#aNEUP}4eJJ0nFt&I+!pFb0a7p%L3h(e zjl%wx7zuva^bC4UyK%LT`6DNQ6p) zw@YZs;Yw}ga+3?jTXYJH#!?rjW5l+gKGhvM4Wc|tGq-o-;7#t1_dY+?$Xxj_7aamH z!Xzox`U+&6o`8t7f3WN~Q(dCoHooX7k8~il2+Shg=*MI_s6p}7{i5DTK`WJ$Hj$i< zcI3)(k_!>O+eFS4%JK&3Dz6<2eUs$4}WITcrypUH5&EI>%aXdId z)H^(SEF-hP!5J|!xJ`I{xy{N49_W?wfaS zD>s?_f<^E`B?n0j=V^nokLx)+1x}R%4-s9_WMBJ$sf{^j(0d;2-g~&`l-qr9PeQJ= zle`7;Pjl$1fx^t=aE^{n?)DzOdAENg2};DErrx43+7BEWw4L?#IA)6v~>9_DbaKHA?AU=wb$zo zQqi(90}K*cEP4QyR2?;Iz{~c!rO}Ne1V;k01L1bC{k3OW`T!%VQxCAQ z^Z}MFfucvGXv6l?QBG;Ly)bQ&Ihu2?q+2~0G=)lRd)Xv7$ zAM{uw%WxeX{hQiD<+fNb{gut7OV5AsYw#1F`Ag*wA4oJE+=z@Me-r1$yCx-0v{I1M zB0Hn)gPVWhXf_fnUwxt!O*avkTIQ~P#Aywj1f)DEI@M^kIHsDh zbbD|rIg|P6otRr&YrHLOR(_oy@s)!o)2yheFYX9)l2j>U9bK~}+MNHvNfPfm6f)C?}v84I9S9HXcP5Q{2)8R)p zb4HA{@o=w9HH)46=l;tJ2XkLYU-H&A(cCmw2{#=6h!s=%*O2F!-?C*e)-D|E`l7-3 z^CUpz%$nVBl(ox>vY_Ka1zF4K0I{6ko}V60v6W=r=T1vPX8(aT0K1!$;CN${=0Rbnkorp}r+k5Ayd+IY{GMY8Ct z-F*GgqIcVJ(zYOL{NU2S2=QGTA+)A`GsOkYx-$am)M&AG!MojPEgFmT3!Y)BPSb=s zbb7f$u9HMj%3>+dcP0sisj(QlXsEMR3{!heCn&&filiICdlMCp3M0t*_FB@SKHY-7 zcB6UWP>n@zl|DW^K{ZP$fa0lv24U)hR%)c>z!r@)IwxlayJxTO9b8!1G&P;rmfL;JkFHrQjxK#P!+3`U zDTF1eD7`XCgs><6oSc+{&Y*+xHhnZ95ayZZ-PaxL(!%L5?ks8fvk zC9G8R5P=PPVw_B!fZ$R7|AeA7wf)8qFlGC~Czx$qH?@X97Ls}nYRYBi*6GcuHN1v^ z18R)Y+^t1d?qv9p;VLUuIiFKg)W6kRw0blTjySa~u8r;46v2p*tmv-OU ze?7v5AG>>((%jMBgS&_K(%A3rNrHyEcUdhvyfV7B_QDtD&!-L0o%|{)UFl7>jqk?w zq${HBV+)`t!C<0Jonbs;%hV0%zLg#Vv}56@1*dl?E?2HnVsHcfl^s@z6siP3n@hDV zzNms8ex0I3%7{9PY;K38qj@a=Bn3uWY{{F4Zzb0(CgTJ9QSCIxRxjWFT2{BZuxQ*B zAfv-iX_#75NxSIM^^+yZJ$y$3-I17e zdJ`oEMe>VajMOo7>r@XxZ2>bURxvX}10y#XxF}8lFo)Hawq&{h`hQ}T^6T<1C{~q| zKww-mLF_?UbTw#6NoLBTqnxgnd97jfzrLPlC5R^DDmnu0$P}8o0H|n>(&r8Bu=!Z0 z*l~TLlk)X6=wLvShdXU~O6}O-lj3($ztz|J=I>;+V_QIV)en?|9=&G}{}e^m=MfQZ zny^|k@ZI0fYL8zg3p(l`TBy?4uk;=zEaVkTOwAd%@_AWVq(++*Gq$W8@168|Y43-z zM@0{*wwte|#-s~eQ?5XDI{0kvNgfWur3X=}h}JirffssTf2skhUT@CcO;Q;q%nhy* zC3qbSYT(K(>h7nwlzt1p(c3m#DJ~p8Lr!XI10J$lXX+Scv-U!Qkwn4S^bEoEG#fyP(b*_=9h< znmAKkhI(xi*0a33Eg=j2k+w;bYR`n7+7GaIE83}HZ}p&n?iFvirP4yX4&1&GAiuWu z{QvMntP(oj)UJk;>>LPbhVD<|eMtmsKw+mJKed}Wblo`EvJ8A)!5{5d;Fe^GV+0sG zrr|kV{?xay$}dr#EoPHewF{&obS(r_gAXBZTY9b5eAYkpuTI^U0+nbejr13agkjc= zL`EAlk`663=k;6vUskCgN=3@qhxH5ONqr38hKw_G9gDd%p{;XfZLYIQKyKg=#IQ@{ zLz*e0bgN2mueCI+SNY;uYpmDH@BA@VF&t@4IQ)~mCA{MZb>{a`M)6jnZ(Z{oc^$bN(|Ut_#Y~H-3*`%t1UT9eqF$}+%U zXEm^`hd`P15N@~Rn{au=5X2YZBx&ZQW3BK6vHayAb%t=fzmJMF(hWYm2v1(W88otX5U-~;)b@YJ!uEEvqSmC3S5Q}n4 zDYCfu=MLxiEPa4h9*m@VvD0q`u||wNys_z{VX`Q8qNJL`2G&rLfzX z6_#d??;ztT{gs=$j+b%u=d;>#9YxA1?G8Meympw$5;GF!Jc3fcRmbX;SDr6cH#bN+ zZK!>XtCP#qCrc|0l_TlbUUOx=@WsE9Rh8~3wNZ0w1LA924FTSWPb*36i<@iuS=J^wYnGRa9J^gf!-f>TAzMh!56QStg?$ z#tC&@R-L&h^-iit$pz9E!3o|3bVzA@DVR~^XI7tIYYsv=drm%fP(`O}_;?-I;dd%!8nI^jcuvt{K;JHa)b>DAu){vN9u!lxIz zsx&{Ij1E0D1-;lfs)R^Iq^P*gE_nXRzhIRb0BSYnbb2+V#1PM0{wvvGe0L#5&GmZu zg+Csvx-|&QX}ATJa&`c_`H@4tByk_<;)Re{BQkpa-~UNgNhzkftE>EpV;Y|`rK$*H zZC5zr#d_|o8te7)`p08cA_&ll(%@NLew-n3fm$f~0E#2H;;hzL1MhrYtg3^;oTdwy zb09P(93RX${O~@iv-U*wtUmvL{UED&AsW5d{V5pY;iu6oPnLMJHi7*_ewl$9yWl(j z601YpU2C5VaBgk~w)H1*uSrr<<%mpZJk2^g_8bUt-eB0bxb)NNqa%Mp; zvD%NU%+Y_ErrJ8jVFA^6%You2wg>fjevYj~Q^|M(ZOYS(kAfcfzUl7+Z~D$kw$thk~tM+7Q)RS%2^!vPxTD z+C8eayB|q%`yZ#_kO~AIk?v5AD+Lg}p~4I~3@x|g zWz;waUby%BV-?rj`G<$;B($LT8<8Q{iNfpv-XD@~on7$4B_4c-x~xb5rWxvQxIdse zL?_%|6coBcMV+?Jz4f<`SxtkP5PREMSyV}3)fz_jAW!;&yMoj9rH-F<`7=&!$x%#2 zSITyT82Xl1m)CO5;f1;(I%uWISgkwuuQ~~VYLu>0b{u>lWvijx2tW~GKx_j%0aokm zg1-hW@A~D7*aZyA`&(IQ^*9i2sU)Colm_v&p7o#fS>>Zis_-w}fxHZNLCSMf$h74q z;Y8swL_J2MKUcK`sE-;t$F?+jPCE5!D&awOl?VUZw`l#Wk_xMH5J^`yW{H*7H$yc$efRCb;CVmiN>y`hi?K<~> zM*yx>M4BC2!_T_%IS*J}MVYCV@A6Ce+FE^}fTQ0*_Uu?!;!Xs^Ij>xi}9$>5xRQ7TzT~uJNotJ~$Oo5r9m+ZEEUN+lOf3d{vFCS{$m{A0&pUv0kry{oAZ+ ziU_}Usb*e7c30{IeuC%1Ar!nt_My(H{roTe5>^!jsq#<}nTXTv&pmM%Xm-Y(Q^p6D zV6_J7aHanatCFL%a7r*J;-s{-9qoXQq?uX=8Msb7qB`sKGvCFk!$}#TKtRZ$ki&jR zH7VaEwUq#pZmib03$A?SA2}tMpnov|c|jbnm^2dq)%D%LkWr(RtYV3|Yvf`6jJSYu zqm&m9zVO=YP{%#=aVW5Hl?~{&72jp`tl5=+!++&rhE5~NRtillDu|&8(Vs^;2v*iB zD{J-j`ohnE71PRv6nf>IaCDO8RX-V^zu9T&?L?n0R%^`b<*)o6R(ozUIZn=+)1@sg zah9@AQNOjN1tai@)f&6t^3Gpnb)ZNo$CVoIoCD4*U%nL4$vj4Sq2ys!pMmFp{3~Ns z<%ZPL22hljk!T|tI=&!BOC!8tK($)_z>oYFr#v5meh?DLPp5X+TwH%7XCA+FQ5p}_ zMIF9JMq1TA=~cH?JZw0eT@V0H3YVuSu@2VptTlG*<^SaOvZ`2#;4om23zq;3@&tZD z-&1_9GD3wSt9AT=U;m@A3cpuOCh~S>CBr9D!0Hi*H}S|JWqH;*=fJmQUZsvB4CN%0 zHR~5bU}~T=>R?ipcjQLu+*_A^Iy1me?;*c(;GF}MMV(p7mQsogK$W&AZMnN!;%usf zUL?h<$#~NngIf!DWH&V4XaiElzrKl8T={MFEb84ntIQIkm6+ zldp(XI14X8ZEkQvH+M%`D=3-&ASF#6QSRDy58lM<4iOkJ%E7Xs zU4^W4nzGipxnKAhznj%`ba7T=Qg~JwO@J=&+{0;y+rl9z*~mI*&fEX@DOVD1iHo2^ zhP{;*8qE7sS2>(agxfODTF2_6f6OYa1s^gMdQKO0f^tS4UE4e&jH;e35LRoPgjX*A z1gl&XTMCXB>`e-izaao^&=$c30u?lC-rUa(?!>Chm_z`CnAI>HqaDK|+SYeT<`lWi zv(|_U{}V^x`&y(Kqb4TSK}Mc~J3mu!Jzw)6t_taZ+;kA5Ai z! zW&Of$J>^zdq-w%=KcWqntd*6T-u7Sv4Fc~dRf=_@xEH?UkX2+oCldZ=xMYNGFbSLp zX$7Q21dXCZaW&TK_^~b1~5x`L_#?|IH;S$%T=a$)*4o?{0Cpgstqeg z3UvtGATtahp*JGmyAAw;Bj$#w;SXH-=uhho!$;#1IZ%U^w}QXQZ-PlUimI7u&ll`% zbwBI5?|*?+8i&!|)riV%*Z`8^N=bVU5LTMecpSucse$S~_or{LYUPJ`im9CQ)ir}c z$Nmnwl&O(2$eC3K)BL&LmHs&3EN3-^GB=D9Ty6vSqO6+yRs)t%P~AE#nxFMktWvoq zt;KO0JurVm!qldKyeL$}2+HYF2YLFd-yEy*@CmTOzyrhC56PTH&b|$g*c3FdS_dip z^WV$rupNbJ?4;lf^eY!ignjn0E~X+mf_>8_Lp9biDsx^lRe zUsrzH?>$W)DNt?%Au|nWr`F{WM*u^&NZe%Wqvj0!=|97&lJDrUO6}XR;Krn2q$ES& zhLftXiPajX%k#hD^J10EsRHCp8Z6EMuCdZU<%wJuQO7_>t;|53dHv_Fr+clp%mzqj zFQuyDScPyr%`TOdP4vGquXPZT&+oBH+?V6$S$zw9ujtA-WU&vm{89w(AD*?wU2x?a zKelQMw>tOMr@n|)NwStTAnU+?Tnb-g755(#=I3v~7;3tbg z2C?lVTyLpRK(B@Tm;6=@rs`Y&F{?7t*`hoOC!wXpAIL(WKM=eac`19V4zB&u4y&t( zlGpMHUvnF7dRlFmovL=B5-+|{JH;;QqpVjLQJL2|al!BY`?2Z-Et$<7QJi%tM#65l z$$`ZXO&FgUsB^w{{%2NK=}leB>h-(DDjp0Nd3s?(hd(wL{f0IFV+c#vOb4za6p)f=*u(ewJN;;R3LZ93*A1 zB;^~ro3JY1N#9Pm3-9(yjz|m8%lRSx4wYLVb9KJ{o)5B0QZ!(m!Z>FZUGnTL$1O%e zM;>WwJo#L zIu^n+9pG}Sc`Nr;jf}}h-iTF#o^V2v92TO=d?;M9yq#t`KlY%-@ignKtk3WXcXYnR z^~SnQzJP})<~PlR)G_%fk(F*NweEu7|HG{MUnV1s2kTi|065G9c$QTRP=FV0#DA^v ztj~Y9I~M2M)W&Mzzq+|4qA=6B2R*ceko0O={r*?d1aqe^pNprS947$;NC6lcXv}$2 zsD%K@Y7Kwj@*ns^vARlY%{qJQlYfC#RVb04#Qbp=G@Xem_ahC-kHG-Zj5#M^on3JE zR;;>6O8HFqE`(=z#Q@DgYvXNjI%~Vm?QCVPaHNVzZ|JhUMbvnb! zK|(~Fugu8 zR@SHg8&)aP&w2ti`5!y;Dw*_pRuYbqPWt{njK4H6P95O zzjrTTJVYjUOk38nhj-EsK}c8Y}DakL;f!VZkf7 z6%w=7K$PQLIXMndQ_$kYcGD82}xNZS-Jq!ir*IwFW-$ znLo-ZZWX$Y+(v4m@N)QBj)i`7#vrk>G&!|v-~(6w{9k8PK~MTE?x6A7w!!wa2Lcyt zsw{M*4@e=e(CYX>Z* z(7}$S^N^DeQ4i5nhN|6CAD0=Z!2DWeGUVYqPEPLc?>)!8Pag z%dfIZy;OoD?KH!nh{i_|g_8bnV^8q7>+aZZv0f>5`5#M{6OOmHcrlXm!UXPt6vURA z?z-69zxq*DHxYidBLEpEhOrf$16bfra!F-0($bH<&Plla8(8%r2w$NiaWbKgJfa~$ zx)hZs=cQ7>ywR5e?N)|s#iHv-y z#%5M&PzOW=#45i@bc^V+2I|BxKbaXIbxERHaal0(o_vA+*JJA+RU%1q$j&D9@yA#d90H+39dKshQL~EU9i0G4Zq%CEU+Z6F z24LgVD&4X6DeMiWH0@A4rEI-G1goUx%KFk@!79=OR;k*_)E5+dKuSaKVE}Z?w#YVC zSJz6o@|(W*loTU3)hi>o2XzS7L3xqOOCAO79Oz$n$NuSm$tv;ZkZ~+mldJnjqGPyA zm_QH$vR8F;ao_f0tdh`xYeTinYt%4MFWfL*8QDR#MXOj{9V5E(=x@ZTEMADjeJq!7 z2q8}@fi(a z>`Pfyu^LwZm7Eu#R3oQ0O7tMLjYEmmol;@3`Wm?Wy^mP!k<8$`p!iu?8f zvS#RA) zYf{+H*BrD-%$8kHXK($fzsPC?$L#{r5N3cAfMxDBRLdE|DXglCJbl~IsVb$Y&fB7N zViRv!uldtv%c4-*NBg{RNYvipTuFgMV+T}kvosa-s)JQI)S;N$F#V%l@CUwtRR}il ziUM6&G*AH)O$@al4qNi{PM4fnHR6KH_x>cS&SmIIT3LDsa|z2}T2o>$FL6S>gIKMx zw=VzgpB)i!$Tb%TFWIyDTuv`Xw}2VmpbZMf3afSetWSL|t9nxOMFS(n5MYVV@BAj{ zLzH4`I~OjiHE@^bzT?MM)mpCetl#|CSxsxOBI}Wcc?46CH9r4k#~dDb6rx~QYbtHKEraTXbJ&=61y`EgyvDJp2qmG%Aq;FLOG z3VPgIJIU|&dEHSOFd;x4vi~N!c*U!G8PEMxtVS!@+7|`cu`MA-x_JncwiFERs1+;x z*E%QR-}z;%mU3pW7zHNt3M^F8=W=ZFTt%{gro=FH_ST2~DXUV&DS8A3x#-E`kD?9! zkyu{-7ly=YoqQ~)}s zrRFqp0h)ulXq9t;iZv7~6&5wlf#-kO{}HP^ROdU?H6FZerH(y~`S@KFycMF=Maz3H zvl-k`~Whkcw5a4bxVE z5r3f0%K9fCVs)S}!ED-~;sP+9T_8|GO;CERIiaJ0)jBMiZ{lTyQyZxa99U}rff80M zP}(Rh{=!Zwd#lb2eAPFf+Uafb1rTTy$dMb*UjdnOvHGG!Exqc-1;3=vDk+<7F$Vc) zrwgqkGaOObw9CVcO>f@J!0Iu~<-cnU5C}kO(9S@~W>%IpW}98x+D>_aiVhhLR%`67 z7e4+=S;aoF=TlncSxZfS6sPF5lKMsDS94L*YX4WqDzYxOLV_>1A*=*u3VPu0qm~2C z`|-7F+y&45?|;=40}7WC?HQ(>*S6<@Kdbv{#^c%#WMqh?Rmx0v!wONMf$J3PUf{v9_G{E z#wu7}b#>edYrq1s3mlC60J<-}7hoe+S6^9IzVkm~l}>f4m;C0AUAM+G6x~UOt}gy3 zXnWLtt%lCipWwSFQ{ztyF%gQ~v8iD5N3b4-k+h_ug`9*nzSi?U{&QGOHxFu)9y81l z`4F|d{)8A!l*I9}k$9_4wDH#CSQP|%LiNDz0<}soP0)rmRv?GaU5Ykcop|e8KglZc zsFaI(7~qR)C95IPF{U{Zg`T>I?4GsG`TFuzz7CKPVE}e#+5IA!s=FwE=aD|)PjWxs|?@4 z1t}*nsNk^R+BMFB=fC_Hv#PqrH<8oHy!J8ws4@v@h(Wpz=!=y+cby&kq3>hWX(|I@ z$MP*mEhUmqF_YP~U3aUF0Qy!@m92Bf{s2S|Ly=$Q<)K~B;a3q1`Pg4)$xP`^Z?@=)=8frDx!1EvZ zK~}jKYPfu(>@9!=FGGTQ(_gy6)7-ltBsKB{fA0UI?7rh&zp5*N^Q0?*X(6<+Arp)N zW6Fc8d!HJFU`bbk5PHC-Lx9i|nujJZEmS+$gl53hffR@-p(lhIicN2(4856ZObMnl z-*trlzdQ56AMn8T?;V}9%i3$NeS20tcM9rS&>B0&7E@|b>BNRp#?Xz}VDObH?tM35 zbx%H!U1Ms3;IA%~X;YC~6=wLDD{Hy-{<{#}b8fRH4g||VBGtz66etJEwQ;JVZbP3e zjPTZr+rQPVXC1?;dp`8=U3xEe5Bx;7$L3^>DboB8a8b`@Q?y1`K0uf``VF#oz&d?Kqe zuFz+au!0XH(AuF4c_QHK3L6yIEoN`Mnax>q58gUi;*(C()S}#l!Wp%9nm>dOwa=^3 zaQBU|YNdwAo$6XF5NM%#nmtKBv(12jFngL-)b0(sdrI4@zTO2GscrS`2d^Xc*Tv^Q1vd~x)G~tc~Z#9H1lg2Gs`kz zV@IK<*%xix#(k~CtrKRfjxovP?XwIrYiGGx{;KefLS%EWv0BKAdlxyIRXsEE!F)u4C3;=h~eI zJfBrWp;2BG{X^f%KJ}?2b69rRblJ$kY9TA`ANO%qu^WjpL0iE4nE9R+r=lNA;v?$c zGQ*re!E1lS9UwZ*LtFnOlZQYfLeCpyj%sR~w$ZEXJuG!0PI(2ZJG`7*nx>p@4e1XX zlDkDJv6v){lbpc*-&XfhkS8n;y%8X0CcVgQK{c$!wz-NrM>qwL7gj5H)-S!SJ=E#E ztwkuB5s3jjMhMgMK%dYwX_~48rS{$5`oCwc{rSOoz&xm)1O~L><|?|7OD)_OzL%F{G06!2bb z8r0jg=%SgiYIQ;3#ddD}dRED*S!@c*Z;E$h6lHC`RWPFqAJwbs3H;<#R&hTm77&em!0EKSNbv9m)`Fg{Cdn8DWQX=WojfW9%S3#jf>-^MB( z>~Gt3V4)E**`K2vTT}{6w~&7!=(Zc_N2$0+k4J`tw;u zdekz>AK5XGXv{1GqILARsoszoOf;-SnBzGkrGe&6qtwbLYc+Q5^wcr=hMb3F64xrSG<7LkU#zCA<_C);Z`jkj6@P+ido~n$1w-#a2CrB)y+r_az}Y4m7QS_B_K-D>1WSAttWjMs z)!I@J8;t-D*kv*|)}CCu;0F$z^#oRf*FfAf9r!F|o3{lz-ZKE|x^5fkP8C-37U_<@)qB6l@DjKeh_GY3#6uxw#D$(#6_hnVbHEW+SD1#8Af*W6zA8VCxILQ=S zCBJ{K-FeTUjnz!SXu${9_Vb&LPsp{?iQ2kEy3 zGDE6D7Ui_uW&c*Y%ZsqOG9QknYrD5!3vlX{;nm^A?hZvlyy9v!eEY-JYT|)JI^ad> ztt8weEs+!?0|r?$BANbH!4Gs__#9T{*fyVt1?k6zwk|b7e~E$!wI=Hg;s+}E>+>$o zsxD_F9h4RP0Id_}+EO@sbEL*3d2(M1Sw`=@C$g&B62TZUm#hMD6>x2z$1VWXmMD@+ ztXAr+&)<+$3KhEwIQ})?3M-L!!7_}=K(!T%ZAVbyZS`+`u{AYT_g^Wb|IE8YHC$dH ziJjo-t9_G|TT`8-xVO`_)nG_zx3o{9O0yg(jNvurCvCSr9LrVO4W zE@K*<8>ZZ&;HOKDn&k(bfmA(~4L|GjPqPXVM!!%GIo#HXl5-G~nlGj!DotKQ?m*$! z>V5GoYlw{%AeoB;!}?ZI9D0Y&6$)n$hkXgH!&kXk|MdV?adk0$VPlzM+)*XYLR!=` zT&>jI6yNe<3$dVg>}jmx)?=0PBXh`MT9f*pA*~ra2OaXQ19r+Yi4JjD1HdvHB#p*%Tv7XdOqG+(& zQ`m6!_djdazr?R&6`?q;HH!ralu5Bn09b1xnE@LLT&dy;p0Ix}cVJ}q1DKWEX^?$0 zH{pTO)pfNj6W5|>T3>}? z$=XKK0mF?lTjd1qu*<3$t?XQ$&(kx?E(eQ!Ga3faqCtVD*3icaLh=SyC$Q%zry&lp zimj*TOFs*E7!?vuyZE+xAO0z;{+J^Pv2KoN81?F~hq6Zi_+-T+nfTm+{pW<8fBEtn zGf8F1wa%0P{Hs@H3t7NISRVAmFVS)YGMf)L8YB8Z)#6%0%dK+8Ej^>OQCqPde_}yRcto93fb3^q@APU3^{`W zHl2J8BhR3a$gI%cIVwUVKwOt&`G1%D^R&+M%q)*O*D)lC1_}QK((i zJ87N>oGINJ6DRN;TjF9J5%%C(1MNw#KeU+rd^~)gJia+t*>aYMK}_wXwkoq{BxyO=wv74OQc~ z*6u*Tzjm($b)XLc9?B+IV4>}Ka6+JIkSEoKTEohx+}Fa!=OaJLs?sohl6a`R*eHm} zWOYnQ30cQTuc>JD1UJiOD5!3PpQF_sNe8+MCW5kyeryZ5#xJXdbM4>%MywuEAp6nj z8wJ;H=L&ZrbCT5%geI$Oy3Vx^vT7K5ftw=*4C)YE+kz%ib@C$5z`RyGVdYz|EQ1$c zrYb;9O-ZbTO~)ks0V7{n#Y1Xv+d-Zxci_gS#;UiKpJxCICosC;w zU?*MemaIyJG`U2>w&gRsM-m*VbZYaf1D;gBfzc;H93NUX?gBwx!izod|6b4PRB6PqKy%!zmCS&UpspEFR8Ig+tL+9UZAeB}lBLTLv!t{*oFC z?lwHl{nxSGqc6d#rXj)%21QomLI+`*xa&LlBTF*)fn;xmJga|$KW7!eHRDi3QsBCAmxBTlqxQV(5hkX8w_|gXXmhC-CqTeaQY4 zjri99)+Rz_F?v!dLZERYwOuvKxR4qKSRM^+gGEjEF^o!?fV0>Ey;xp=pWy^573UW& z>AyarH31(bChESTsGBdykeI|!X@LLKa>BxW?c7oo$0}NBw3YK~MXFOn!}UdiNEu=Y zY$A7spY^6M#Hz_v-bFhv89Y>jCKaIz6PVE_G}W4DSnye$bGos*qLnAYK-+Q$AO$Jx z$s2L6MjS_N|5ha$K2PUVdryp#Yg15#y>W-sEm9)8ZgNn|CzHKZvf}q1%WAmFrsE~C zsp3Qh2}-Sbm$cy!Y*q4OAcsuBk61j{-#mg< zG8?wHWpgI0Mvi#x2rQdOmoS5gHrrDRytmUH8LM^+fr+tcL>K{Ew2e3qnSB6kG?{X< zDt=%~Hxd?v>e@CDdQo}>?rR1GO#*lW+4$V177Eqz&mhp257X1YfhNZRApvO2qW+iJ zJ{(radD~@Eh+7BF61P@a5vz!o5jg=w9~pe4IB=jNjjL5##WX*xsNso)@R+kFjK z2#w3;Ov@QfG0J6IwNd!Bo_jc}7GT((NvAX_auQaZD2Snzi_>TvDC^_1DvY1!9K$N* zR6Ip$XHjH=T=0ZgirOYBCh^4rRaOhHp!;69iy>(84N9Rfat=jY*8qg>IkXp$FQYU4$3V->S)8vhzXf_|QgGu=*u<47xZP4K?HwSw%w^)jrcsE}Y7 zQAo)l*CuKK&l*^a4Cam^IIET1<;0J%ItFV;sGLT-o8^Qx=d6*Sl|jT;X583x1*^U9 zUzJr`jYm;Z1-^-fdQ!AMNrA|-$@Yzh+ULHtkh}C=^TM^8ZlGIR10Lkp!XSh3bFw2- z?)G$JYmQTGRIGk_&1#z{^9m3K{92g}!eUp&DdUFZYIXjK=X&@yt2lFj8}}(ng4s*S zYdcrNc0@0bb(?ll!N2y-IfqpNYR7%zPh(ZF**3phmIB;z2)jGU-U@!8d#j^aHG8i8 zBCPks-E(*HrS@m12Q3-Xu`c3~1q@yx2q@te)fJkA!gZGWnkE!p25!#C zfUi+j8;`4Z;K^TM)iV2ZPW8)t>nhAY@tPEA-yJ{2-_}4J$SGQ~qLYc2$N2zOh^))iEe*3UEl{i0idO$&+QZ zkPq~aS;lHeiu~(979h*uv(V_oEdyP6B`~DMQrv&%^uU>)W!0MsD~suL_~hDTbEI8* z%4ybP$L79PzV*H@V3l@WdYs0g^Q~g6f#GbQvh+}cnhH{jhWr24{xSDr)jBB4H$7HA zzw=NRWD+3zB*DARc+spDrtMz*K~^KH>*KZ?3p}$H6CxBLl#x?)!ivY@2^{^hShW!% zDbQ{>Phc3a2L2#q5$@hIAJhD6#b=%NeO9L-p8y18t73t_5Dyc`x9#nwSgD8DGWh-H z1HB821sYuPi3kuyIS53|6DEa&NEtw)BGxka${o1o6jN zPxx-T{aOVM^uK&z4X_LLgfg)T>N+KNHEHAwn)~hLbGx9TZMIFn8CvnmcAN*a`Mu>zY;a zte^diRXsl7ieD@I*Q{St4EbQvK_=*No;Dol{ojGD>)nu5H$Qon3@)+2xjN@;rzVfg z(NfWB2=xA~b{2ohDrR-kwZS4iBUz{5(kg_k_cPbOVg6NEiZ8zstN0TUw~$6V@zxmkS?^Rmh4MOPbExf{Sf#E)fk9z!Xzp1hKmR6X@Rb`mCDG81R4c zEays=CPloa#8RlW^fr_zRttBa|CpQkuLE$Dm)SPKX9Xms{H$}DR8yL@2TfQ>%{kKM9{S<@Snq`P%Q+Q3p~~IaivjBDXOM zGa%aDz@23lDbE^CSi!R%BW}SgAdPq#Rs-b~(0dzsU@|U!bwciVh0e8*5%oUz#PuN) z4<3-L*i0OsV%GvF1KHj+&gLaO?}n7_KW=S3{XMKY09(`TInBf&*vWfK{6TX#yCvrtsA^W7uE=kT!ECYHhDfUldQ^GIwK@Z0a01 zjEv-FnPO4HfXtirz*57+CSg_!)p6&h?~hf|1#R2877SG*UOUVe+EI3B>+VRrS*=v^ z?-C8IH6{#;;39ns?xKo|f|$-3(L*d~-O5-k_<@@}a}66+t66HfTICMtFPCgB0NOILG!*S#Y96DxT}T zFUqP}2)GT`mp%+IT0UUXid>GiGVuYIfz^u7y61~o#ZcRWH|@3!~kSIU$= z-OvFqHUpR@)2uL4etM5s^`2w_IS2POsxhIdg<@|+KohlTQWY|ytsA|GRZPUpvCDko zxZK?7)G-*Fx07fn1!+^amCER`mtqxWL-JE9fb;21$hA$YWSy+7GxWuA3UdbvHOzT; zj#b5)!j<}ndMi6uW|2f!yg_5UE~99y7V53eb$tXi_)!)bE=fA&6`;WDy&PP+w8)fr z<~#8&m2dsd~#Z!JW_{*52Xsy$g)a~8tH6J|IL;FMRkf@x5w*z8=Xc+ComK97hbSE`2??Q&=ps5XP1^g^3P_bG-A5Z@rtI|DNn=}a0g`iNS$?q(v zvSGlh*sr{+NzOdp>$r=nG$x{n_eI6A~Xo(_=b>F zUcpl#dbrb;07w8LERB++C`y(A&!k;Vt#Z+(Lo1Q{E}vYR(?rQjmmm}(w^v20@#}i+ z==3A&n&NT-g}2ok=$K@^xBU_tFYzu|BXVtC+t>=Of_=yQBCC}eW_}}9X-CO+?4`mHE6w!LO1fpzh~8mbymk3Fyja096X^*ifpF{OfU_VbyT8-uiXmBs7K)oIRo*jsy1PoIS;+~n zblX^^$t7cvRm5jyZD_C(6nhMk*$f_4^;zfrAXdjpH;<{Q_ah|=uMvM7WQ-M{wb|@e zsbdfSVXTTF$Y};me5<&kB%mZ1LaljuTawxiwt^q%UF=v^36#tJU8TfWLwlLs(S-n+ zD_@onzv8de`^3M+DuqH7Cvv9W$c8)>r>24IV&Pviw8CoK`o&(eirA&RK%z^2+30z$ zuLY;W$y6Vzb$2TM^)eq@Yr;%*-gS4(U0%R@i>K9`A)|&|+4_csU#s(o_p!=Np}87c zOgB;wS|`fC13jQZ=}Md6a$gI-*4EYU!KyfI*2tul-UCm_pq7`oB^x5UOs}~0xAyN{ zdOP1@m1`!>CIJAx=uKux7LtOx2!|b;5Zl4GR$}Y}FUqP%Ilv$zH~}jLjPkE&@ncGF z)Zo2=vU2;a?#QYX!&0n+L+G=NNC9UQLhl$wlaN-fa&qm$uhqTy#aYGk^|kTU$q9AM zf^;7=--%p?xGZ+(1PZa>|J--YAlMG$hq6_wxHcM#{SAl`kdZjHp>~o~NG7aSGWe5EWL2q_)vor7IafVh?Rdqkp69o3twA1HEH^!Rnrh%AZ@CENBj>Op8A$Vs^DEX2}fZ4ix4M|Nc5_?Qx$=*+*g| z&!Qp}HA&6}i(U4*I~mW4l~M25pRg)r#iru5!-F5RnJ7IY%oIw~Dm=R(d~3zK9QJ3d zYG>1BCQh3jY~c9B0%a#HqKx@xaD&y#eZ6saZ4TPHSS2hO2N@BFQ*IQ&1Y#!!x}n-_ zgKnjUIr~Ufxqo9S2Z`mluiJhyO^MtrrN(%n8gKhHDxIjipA)OdDaK3afjfazMo?WX zdOdl4BglT6A+lqix8?DDl_$tDD8pkA%@?r}pS^u&B#cGlsksFjR zaz_=MZa=S0R#eTPRoN=}3hwfMufggvJ*?OYW8HZ`N}aIrR%(CLRP_0LYsKn|zZt7m zN+<;UD;c~>UR}VdRq93>cTmk*CBOf;)%nc{tWr-Uq8v$axQJe9*q;W5i3mDy`vMlp zT`D=@Z*RV~AP9=5BfXjjd&>e*6Dv9 z)t$rq<=nXg1tsj4tG5JEF%W=d8rZq!TUX#%s{qE*R~xD~_qFnCJ=#ZL=vxTp=gB-b zR0IYO)&n0>=p0+6*)|PS?(17_$tsT@cGB1kzbr$=sUM4AsYgjEf`e_Zpmejo%c|KW zf=(V&I#Cb@$i8JMTKvRs&0LMk%0WMq4`5L2`Ilyf;=s4!YllX$Le?Bct9H>Q+6%Fu z^R9!enuCD^5Gv24RR$yp+;CjRY@m93K$+Zuf_LfOP)-<)pOu!Lwb?<-H9AFd)1lT- z>Oz?j88=V3|2xpX*K=4EVgf#!-Dg!C=d~r=d+5K(y1cmLE|oiQ#exUP8l{`QbTXiU9=U7m*GsCB2vZBXCkHlPC+w4|&v7Oa1tS+Q| zFq{E)e$X5>cUlp_K|K$e|-F$0$Qgcg)IB^@z zh*Ig$C2kc?p#QjQu}X!|Cz%pY7a|H`-j_)$QOje+_h}Psm7DecpR!8eRUJ%@FMSwu zk=gD?NX<5)T|=JW!y=cgf7};Ybp^~lfp6M`a3-xXeX2Y{wS;rn#ODMmRovsYST%W$ zs;VxCC!8t}QHLye8W7RYoU|Y&-&(Qy$fv|A6u?M@Nk-8y3z8<;!i1@emt@YF;v1`# zoAvt}u$oabq1rUC+$B2)IBK)JKGQ0`j5@ceg#xm_`Z22nnTC>gd7-zZ1CdJw=FT1x z`Me#=K^-c0;1f4tmC)~YV7E|RRNGCBM=wq&P;%3gXvs5EEPqV)vS_t%h-9-P?Ndne4(bWTB%{)a}=w)w(Zea z$NF#rQX&jEsfHcxD=CqJzD?N_Vr>67bwT(phNS6dDd2QxgJlR_;3#?a0y(E)Z-uzk z`SP7u^$O6QRGiTQ&twc_Fw0UJMMY0@% z!4C{IXiUZ|%c=&qy9=u%D8j0ZzOFkEty+8X%9#JZQq{h-vvX3O;>sRok(J1w z;(%kptZsCw$W=ifmqn|+E2+2UxTPjIM?-(hk&Zb75f-0v$Bo_Wliz=B*gIS$ z54=W{Fb&dng=M#$SOAPfB*N05P}sanB_sL^SjOIf+@Z?IFr!}!xFa6`m?$&{R!sXH zr+Hh2o7MZl6<7tl(AbAH1k13HPA5vbY5FLG%w}&lI;HzRfvv0TvN|`s6BW&EFp1jG z9Uy@X-m*cD&jPy?Sqa^qT$|Vi-JEPUP476|O5AspI)9UZ8U|SNE(I)O>#CP#6@gki zl9?bR4TA?YcxqP%^%#B4kw;mQevpR|;xI+EbGjc$1X*?-8} z*AXTk&oy|75sF*eVZQk3d2J03+=8q>&9~}>ld9535YZifC=qBTG}cjA#5cQ!xr_FH z2mX1+D!^qSd51SU*Bw3oSrSi>6XnV*jcKuYVBo00M?s)tNJrZYF|7bUhahCZ&qm=$039!p>TcGnz|?Z#YS5 zo8;d~5rMq$-ITbXxm0n5JyD%ky@b^XY8zXIcX@4afR2gEi~N^1Co&z95vv8Z^48am zWEERGQ@0M$9SFzT)RHWNR*Gfds?VmUS;*k~^Yd8+E0D|xrs)psXvXMGI^nFKqos!j zo$SqsAR@b4g36PkBwSWnMOZQ-Jf8t)6EZgcccd4)0)}RNa5_>l&BQHeT*UMwGa`aF z%W5GX=zjfoYoDm)7KSc?ZQiA^YOQgYsc%PflMtw-tX43hXa0y)!gi1Vbu8*@QcH0Q zs}{$Bwh6~;l9AQQD>&t0vFa{nyaaRK2?W_6<9+Oks^X1a?&I?q%Q2p{n879;I%zy6{iX*tC$3e zQ2Vn)MI+m9JTTcHjT-9QU9fH9^>1Mn<(ZJW-f^%u*Hk4h-@t$MzsD}8 zAhZC@$X_m_S4>eWCs5$QpL;h}b&glshb3t;)B4=a#XWQ7{p}lnS5aCsPsV8PSiU(lfTtr;5Mc z?+&a=1hD+zP0`hz1<=*dAqQ)qhh5FCxJ*^3X=t7I9SE$N=U#Buh2fK?lIXq>4&TmXB}YVXlNxGO0l52 z(sUl}q7P4%zKe);obh zPS}0N?OCNnW6=I!YGDY8j7w1iGFRTgUM>G_JFg4p+I{0Ts}v(AjudLayWmyo$AX^- z34xvL;=`fHueJaFR`2`=v8v;UFJ&q$9qFmyHKBcrY_9_o%C+uc?GAKq`W{yGhU~xy z|JBW+r5g->rZVymQ-M#=7Feykf^VJ8DiIUS!+;k~U|R&!DFbNmxfBa+s@&{cDOB>e znX*cr7PU$E3p2&e&+xPO89Ut!$0{3Ij4hmN|C&d#%D*bs_}8d#R<7mv8ux@!$!~+wa8ACp;9vVsy9BG`v^_A5 z!oa08%2I5)wAK>CTx@7>%EFaj>zF&TisqKR=LRC=1L>NX4>GwTZ-Erk4{BV8Lgen9 z=@kHA4Xk39B9j6 zR~P#*oj2WNJ+gQgNa95iYS)ca$C``~YhY&!tBz!}@q`8LWAE3zHh>gw2!b`{tD z`E^)Ddyl7DPBpnA?xZ&4X;q;Jd(!a5G?}JmdNL3|wLX=Q5n<;LJ2_IYpFfqoEf>^= z&%Oq$D;sjcO0e42+rr#-&tS!hZrL}*ph;pud<-Ay-S(mGN5@5dha3Nf2_gI+c^~T`HB)qaMks zejajl*q>s-0EZ--*MP8#%nHu6`*H^=zt&gIV-)~E_Xr{hAnm@xBgWnpC#P<2&F4m6{zNIg$ryjSQExjj5dXDt@Mmexhkum7^9#* z&Y#=+3!*3S#L*2!o>*N|@2{M|H9pHKF|Y0L|KqS-S`lpJ?aJ&`8Y&}GoxZgYVLFd| zHLDu3wgz(+(iY>_nLAEv&Sy)qfJ6;{EyUOZXPz6Y0x4h3>3ds|kTS1;szcBn?hw>F zub`38f--XpOqF6!_} zhk?4#=}D{N3i&|)hX1xk{*)B*zt+c!Fv#z^k#2)U;I^<#XBsnA-rJ(XD!q|NhQ)b> zM+9)t{kPA^0$H2=sIdgoEL8Ga7ZPD+B*L1W1$AAoKnyoshFBW13w=J_zPy4$rrCS_ z_gUq%vNV%ch;Jp)jP%z!{chD5JDAQ5tChF)&|$1nU;>iT1Q6ypo2XOi$@5quC27#M zFRs#sc>H5o)p&~h1aMdWYUsuZfZ_L}RdF<9JG7Zo8DVbIR0TaOi2GQMqVpMqq!M9%aj#~T)AxlL zFY)83j1awac~!TTPb7P(S?yo;xb;Z84U@<|c{NAkRvHk1qR6!Z-Xx4=^zmdd)|7_J zBgNXud~A41QXz2*G;bmJfIM{dTQ4OevKUW0lVDadLAZ;cy-F#Up(tHC()O`h@GiX% zUXN9i*BQFD531$u*mN3Yl7dC_^~edfK1}5fT<8t4ijAk@^vy{j{X3Nss{<>dmW0Cn z?cA)wH1l&_w>GaWW7jYPZYC$hf|SUn%_s0gL=P0nY5^_poZ(!feadkeTSR?@=J2m( zq|!42Ylf-U?rXtk^|!ym>M%8xjxr;g$raw72Adaxolb3zP4-}$d|M*L@3M8Io z(#q0>P?Wqa!~ycfwsxc4bCju!DpoIic&ysv11VK`HpUOH?ag~-E9BojS8KC*X#ZJp z=ME4(fTm82I(8WzJRTr4N0(QF()i9oR@899!mri6=1*dkP8jcloh&2b!J&^>30bL1 zLde3jwi~39yL{BmqCwGG`^5kKS|JruOTx)J5vMnnYKv|Z)Je&&X(;`pX^Q)IiZVLfCNF1loc=yU9Cl&%U$Y3H=tuCpp_ z;>AOrU^vbd>YyBSUt!#|pS0rIeJ%72U!pEBUk?K?szQe?l{^JZL7h;)y>p`8a6Uzhrk1t5H%ir;SOv)^-ZkCgJ^4Dg5+GIPLvRIcrpY3FkB|!BZp0Yc_SDMFdf>xZ^}iLL zboj!9_e}LR9E14)IK*7%bd)<#==67Qa4M^oOSt!TF}esCmGG=c$BdAbbtxyLBZ53t za>CR6*Zo!&jd}gn!-=uHmma5{yw#Ulhq!;M=3fg~@q53*D({z_tYTt|1(^#;TblO% zl5>Ujr8+L0Yxl}$vWlR&tGP$7*0%;OomgFAe}P?L5YDN0%W5HVZ+-8N*MKLa+Qb61 z55Jala}pFT!m7s4(O=7I=tqBmRs9{;i%KWc)Ogf}{^V2*G=1QE62oNhmACZ(5qD(0wTwo z9qk3K!{Z;oDx{6{jyn*xGAaW5fFd-F5eny2x)|K0;9WYG{qP!70^Wd6XoXKap(5V< zH5Z4!sl<&GbZVGNPI!+8vZ}ei69rrvcRV4m(zk-4=aU(UZA(1bUWm%gdjB(H)s+Me zV`+t(BM_>Tv=Pn71A0x_w2Y{LXLUY)Z&rCIJD~upARWM}tLnB1UXFx*l=TjI1qDCQ zx%7)zrMME7Hd!*?x^0YiW*!br!;BP_kL-EOxfbrg4?ega+s8`o+Q8N@+;R;#=gPZi zyx?V6Cdc`*TF5ke(}TTbwU#EG@a@r0FceagwPs;Q+i@<$a5 zvTi`DApSLblC-0cmRPOafsef>RTStX~Re(6qXH&I-y z0lXmBflBAp+NQhJn)}m7uxfcI!Jy2B`?aL-JR$BnfDoMJ;kgICl@9KB?8=EefoWyE z&WO9fmnF1^Cjn!-fTwxUpRe_BLLK&B(s1ytf{RpJcgGlOa$?nD&b9EidVe}&6-kz-;$L$@W|u4yo+jD{gY5ipo8bl5-9(-%1!}pfAunGo9gBP>GeccI5k+(L2x^Pz|aGI306X;(099D7CananT z6tngN2!xsv_8pJ#Hvy1~oIt^6^`H2ktcIuWy&&S`1fp<*ql&PLrmLXM#2u>@|9Y+S zSjC~=_7njZspS0yk;-kDxLd{>iPy$zB^pi+vMN~{`$BR?tlDm*+Q=O+AEPU2Ua&>O z!Yk-p=C-U7&&>!Y3Z!4lK3yKcB2Ac+@o{*BF)ZI&=^H-fN~{9lEdYVR$106G)rJ^r zO_+)Fot3tEHFxRUgH@}?vc5+JBzG|prmX>oM1i(=ibl(z%}5u{wSU6f)`(~(ZOJB? zQ*sBep7DxF{@7fuFyvp1bk*)a@BCk_O~)I0(I!J};j^e?xUa@Y%)yvu7-&^Cw7e2w zZs8T6zhfYwq>VEXWanI1;F)5?UYwaP*lX2B<;A|~s;m;ASYg##gyCihW)jgD3#pC^`D>S+W?q2Fx`7T~y1Z%b zQMC~bv9?4PyS+Ab!T!4tTW1~3s_n@kW?CTbTTxzB2#``iTb^l}7iq({R=oDj-^;31 z(Gfyl%BFc2ElGo5^5d*!MrSu?l2=f|ijQO!!6Qn4T0HVsgnD_F+(^fiJClJ~gUo8> z72Nu_>+uBhLeZ|JmpM*zk?HcP3xHhek1Tj-_16CDg6_{A$*M$~3Zoup<3IxoAz2`K zzZOv;a|4a-QOO5he;-z-q!CnElx2PEn5c!nquFEbWDgTaF`w$Va00!_msw2@2b4b- zq*%>hDA*`r%;o}$cN=x-iq+{cYx>z5hfoJi2U+nTss><>9% zZ??rM1wu_HzkF2WoX0`xmvl%7G#WdwAEv3FR&wp5Rq}@S6)QfX>56At5Y|`l0eUie z=ewp2d~4xtb$hR4HKnzdp4lh3i+w1*8Vo(;0_;ykO4uu6Z=HKUNca+uGitrbUGl6T z8^RdbONg&&?!9XEcEm+l#UDy1%J1Y`?O4$>N*BU$n*@-Cw{xxJ+80;F$$yOEK-@x} zz$wBlkB*)lVdw)uF667+tU?#!)BJ0+5(cJ=GNHg{>75w2^{rukYQ_weHmp|S)~mn8 zDvA>bR%PVpPi6rj2~afMru3A3Ty27_kh^r>{XACp79v&_M+eKWIn2#cD0%)SyG&ec zRJjT_t8=HnWmV@miga0Db)>f;8ENYrQKtq~5CB*PT<=TCOxY{oyzJ;$-R|ZKRjX zm!QK%y*{3>g6z-W+G-74RgLX&aBVEDfTV6Nte6|rq}ogd7P`FOyECg3#9||Hdj<^r zT8d2*ZIW0)R=qqP$wYl?B^v(VrL0D6##BMpqWRXgojS9^5^Ym0CM=qAP~`-kz`Niy zO=PFC40UExz$L;V)07GLW=+&K5mfNnTX#Nv233*O3I_lEvsv|9N8JRu0iFeKVim0j8!#Mb zw72RjIPlw7aGa2;J#9D@raVheMi;_+(BM|&Tf>7)Qo95FJ3w{8;gqjo@YK|utB^?W zPU2~auml#hwsoWnnP&fb?`PG)r3)+jbq5R>;FNm6$~n)~d>GWX_-lRjs92?X?%J=~ z#^*3!bP$p4%~s%MU{XPCktuN%U%9k zhyfVANX$_^-NxdWBj@ZfXvXwr6sk=y4YBZ}43t7gRv+>z_T1!T2Q7j(Yx zLssY8;|Oxm&+@Gi{F*F7F3zONjKuu3MZ-dt(LeNjR_OuwqVOnvtF;{)y$o14Ob@MS zdy%?;P$8CSmYfLm9*a&5{t>#oL~M6yB>`aYf_a#0JT_MO=a4DM^7xC43p5nikTw_k zl%l=)*Zu!mom-#5s=6YJB5kpg6i`m&zb#XRU~ zAc{&WE*EH(thjOqPJYfBF-h|i;%2vkR{$mOC^frxv*=h<*Y;0sSn&gY_Apk%PzL1e zm_Bx{=0vG<`U|F>ewy7gjhj>W)&u{2cUH#>Jrnl{Wh$>Aq?Bz~MjY9c_{yrR-hceH zS>;``BoGH9-bLJURReLZRGGrMzm+>s@GcL!BdbWGRwEolM1sF^w|d9meMpYGwV=z; zm??$)wg1?^WOZpXx1J7JO_5um=Dqk)_y7%CM55+6E7fuLiEoWnaF~w9P}wdTDrRR5 zHq?EfE4ViyIGq!yyx2FaxjkJ7B_=IxuOM79`xm8%OJm1cks#0HS%sU``~0b_5_}u! zz)01I}~@WblZ315{nZ$1TPd zPGEASHA%=dxDnSUV7TTC!D`V%1CEF&9@p^R#{cY;Dpm=xk&sbF)0~g}_ z6JcbsCOAEcEYDTb+3*;Apz>m```>HBL=+tq8opR%w96CDvhi6WprSJm{>8Z}mDSvWoN7cBGN|bYEf78G{lF9L636Deta$u2*{xtEidjY%V9du-Hj{t?Y&H zj+kby)Yb5sU^`FH&ty1d!vPJY6G9Cm=pHS z{ynQHVKA%F1-ybG#4xf)&H_2f^Pq>GS5UdH$Dh8|As*y_MvRZ1b& z8JIU5YjAD$8C7tXe?E-WtX62`i6{qQQF#S$$i*JU@c>VWORt@4=lG|v%Ht&lnmJP! z$dJSPFnDD;&gKP^E3?Fc!p-X6_j$33iV4p`ee?>#`hsb?S<+7~i!fRJzCMsuqriR> z^Dt@*F;+CxhgNYSN1GtGqcShHaAUvX(4j(L2Sw!{G zYjy$^{PnO$#Ojo+jbe}llUD$K!T`qj87Ze>vpW`_7ti$$KW5bylR-Eh)3E8<7P?)m z1QcDZbTbV*n@NB|j9ve2tY!y@x|mw+M;(U=q(KzvpO(YwgiS*10C?7&vI z4%;9?Yo}yHhlcjUNRUQ{@@o}tR_9BvSSOASS56a~iYEk@xUY_xjMyR#U^61IT8IVx zOCJ@h3-!hXS2vrovf)e~9C+V?Q!klrXEMz~jNSUmMOjUIkU`xS=bB+oAFtX_yX)^^ zk+gHIAbKa9$0`BcxmaK}%+2Eb)iB;JL^~VfRAY_xRXBkI?^~>0tc9{L42uj($9pNk zLf5h?#&(xXdpm)`E9iadwyY8!Qv^EAbow)E5!GAd;;2p=nI?$IY9-fx&gEIPry)wM z%^+rqTpq{JidLg6wz}CIRjiEqSIoCUE2ygSszIJWvEdVXwj^TI+?Gc+MrGv=obs|* z6}+Lk*e!v|^tVix5yCWjVW<4uxKO^ea00z!KFumzAW0yQOoYj>k?~Cl42i34{0CK6 z<2>!3tJ}TjXV(a%mV`B#1bq@ht?6`S-zSJib3-S!DYX`ER`1*IV%3x$BDj?e=}0T; zU~hb)|7<2PRCbejqZcf2!?+s66H8Kvy zBH^#BD!Nt2q-7Iz2y&4TY4Zh@w{_~_tS%H>AQ#|nZk8m|zQpW>FwKqwkI5gORq%wp z%jXW@&1Ih3>*TZ4Zag9I1-n`eL$M4Iy7;#44J}8TG$=0uU<|P;Et0dF5(mea9ENXJ zXU)2&JeyT3!^@;C+3jRL z*rHd{*Zx-RT(`b+TC5uD2V)3PtlFk4c^6|R&=}ktpZZIb@Q`XWhgy!9P0M^ z1(&Sh@tNCUFA^vUK2YFi^)Gx&R?UG&+)Ie%2_v-5&7>CxjK~a@k<5H+p%eAL2dt)O z3lF|^c}HmLXhoia%P}*PyisVJ#gU>O8NZ^DfVw%=hB_sOo zJB%a9*GD=;HLj`BCVicXvo)a% z$5Bfm!RH2S_Cgd;vID>V0jn$cNM1px3BX7G)s@$pQ+SLlCniMVTMM~M|6&hWtBGZQ za$zfhysbS6G1+}r0+|k`t<5=V4B!H1|6Z4j)g?)xs7vP+WE-0mr5qzl0+t${S=-TG z_}1Q`8?kCFJLX(;_GLs?g#<14Y)t}*Un%h#0=<8(L+|&OXY~-p1@45)O20s+iK%MO zsrR~6-5BQ0xmLPnSHB;tBP8AAY$Tm>2SUxFK_Q<}7bDej>8w_IoQFS*ReB+M*z{k+ z&9N3Jn5Ik{m|ImpdPLh1v)CsHZ1un09Y!Xs30!KDRrqPIWOUzXMYaikTJ^818 zJyr>brU3zS@oR~OMlG>Dta+SMw}I>ybHe@!?_66gK$N(3H1JVq*F&B%(P@peEF-(* zHa*S)>hOqVv$_)h?2AkG29M?mO|aQdy0eX(fk;uT(1EQCH$v=Vr;WJqn}NF{rF+BIX9q?JIWDJvFa%N;dI5e#FO_$~OQto!(cXR*4s zhmdL_2%;;(*o+}j*W0k8HTzh0H=0kKtr{zT96 zwh9rZf72VRr@ER(X{2k}L&^`pv!Y;*@iClR!bP_>Z>usHc=~Txg_UFZWh`9eHs3D6 z@XE{q5J6qo{aNPbJmR_Q1QL!}pCo(9O+U!B$3zIozu{>a@58qAt(7Wnav4_L0B1+5 zJ1^GUUO20?XzX}H%YhfQ3E|4kT7R2WcZhV%A9@=}-c<-8JfM}KRZ5Fne{28Iu=Cg_ zu<8MYFfatQIRVv-%sm{v%rh$sP!)^6)=NGYtBXPQZK&w;VkMcx{M(ecRu2`5MVk&S z)Uo|%oyY1}I-s>R)+FP#Gs7nk9z-`b;)zq>&*57uR&W1BRu^+VKOm{0LwXr9_?6;A zI%IlpNmi^)*%a)HnG+ML1n9^G2($?BJG((0BpZ1J`)7M} z-*H=3i8&FhrLi7GCXH_OT!W#Jov40bLMMN%caB?$=+`8(pbfT=Bx3@o$F4U z3NzfCo#&A`B6yW^EmTJRyIgjSIL4o%sFMN~4RaCj;0?BBa7FGlz*l9patD6?D^}%h z=CnMk+}9LvetcXqh;(-UQWHspDdgJyOa6#eW_MhrEDg?!l?r5yE}JrK?SF$8#cw^G zCmcG|i3kwq2gS=m+ZqwkHq|ZY(;UN52Q(B4C)L1PZm`xA<4oK4>G(6Lns>HpfC%QUarEK>862y6w2E_<`%3 zxSqooF6iX!W~yaEw7ee^@- zy-4nibdhsRUVk>rh%mQ<$~~lu#(7CDHmYg*(u_&+S+>xsN{* zt%Sq^R%P&Hp@8UGJswzNDHeKhotym~t4kmW{|C`&HL+XY;}L1wwE-9ApBf@?o< zwKn=@Ew#wHq-(Xw2WSweJty1dZuI#fT*Y(!4Nquk(Qv4_r_ZH^$#OILURn5vuuq*L z6lqoq{a$59z@izh6_*aNX@SSf^rw&9UJNG4ajSU!Nf4Yi`Sp}c?-_6~2YEN+7UwOYO|ZU;0gP~Gh@{-C{G1u^S0WQI3!*wL*Iy7K(I-sS^2fjQW?$A z-bQw!_;pfoW+*UPH;LLd^chGUR=K)IKbchvEG*`g5U1j_+bBKxWSS(WS9F8;h}?k! zf8a`2WmRXxx;gx;4MEzu zhjCz~${+C8{@q@~sz^fShUkRZ#jKxn0-QKeEqpk_YP)SFsuH>9ybGDuHe9AD=OeP% zyJ2sL+b|e~+=fL{sf><3Y^_g%)5EI@{mwPK4{(;v80LAl`2hdWyx4-(t#`eVRjfI! zSIm^mZA1i?cZnc_?yu4qu3fFSo^fYZ@jo#!P=28;hwOJwgaJg^SkA#xrW?j<7w&84 zY1d+PzR)K}#)+*>CyLyoVSMtX94%zC`K0C+U`N9pPmVdDAwbET>swLtFFOg^Z~G=ig-2 zBcegzod!_RoYpb%=_tI^5=`|QFz~H~``SJ1uB`#iqpV`3!t7E=UWST*4E9AXH^A|^=mM9kvpEyZWkPA zfZSa0S}hxzQ@H~#{kDW(N8UaxXpZDPQ=2Mz9lj}bPETv8;}uU>xdZoAagvM~Z7YR* zFYglG8wnb186$&=8Jv%7DMXXIW1YM}Bv#OEmtDEA!@G3u2 za3y=IWJKpeNGM++HAt?*BGdy6_ffqC(II}r&rn2UwQ^q%9LK6vB~2cpP1_}8QB~7G z!QY%wat6%hTPx>!AK2R}>%2@AXh|k_F?2ZJ_O`P1-70O;bn|%a!X4;+rA zszS>QI~iH6UN;M(hv(og9+!=QnV@F1;}$~$Z0+TNWCQo8d)R?*-|w|iSTfh?28CP&$m zy5PV@uQhS2asnqkfz?pck_o~vSBY26v*KO;*XF~79!pypE(5-VbM`d@q!8H_}0SB z>b?4$wK3~RkMVyhS60PEZ4KX=1}CPS0_6npJzf6+qc}9d1s# z5IYDRO#3^2E#RbYE#!pV-@SAV3Z~_wMM6nU_|F|M(26wCgv^p4q}C{=+QqVtZkOtcxZoh}He~ zj<>EdW>vKs$%VPnXaf>xA!x{L`$yS$InkwIwGaz>$3BEr&OVx_8gKk-1nTe|C|iIY zH29SA+sR!Dzt-02XRs=fio6Dbc08d{u9da8@ai}T4QfKZb^n;=)-}8WTMwi_P%@dC zR}h9;t}kT@9i!b<_Ba$zVA_qsfm7;1E zBuU{?8)iJ(Ixkd6=^%=VMpY2#!mrgo`f+Qc`y3PPPX$(R!rZL6$W1j0K}9(}C|8_M zzXGcZhz0c%(q_(;ypx$Lbk#9gGW3Bk%5tt1@AA+au)4(g5wG=%y;#c?WSUV^Q+-=@ znX#a}*g`DmU;8*#kuQReYRDub3V~)0;so!ST;g2K-LhJFvDg3RTDea8(YGptye%)x z3E0S&9coZ?jn#GnmHT>;tFbDS$R#wiLh)}Kok+_l5HSjEz6B&Fa##Go(NAYJkPSjD zl8zV~kW?EcJb2_Jns?IemS^pMmbbtDEvuBLloDwWI9JLOCaogoFLk#qflPQqN-MA6 zyFZCl$y7imV}|kptOxo!n5sG@;33?lsinTiINHXUO1&r6OoWSQk#Hy9Fq?eEzviW@*v`bgdKSY~blpy)gCM+tR@R-N1 zE!D7!88nJK#J?K1_SL#_dWJ#-4dk79u(!$y93g)loBOdySRV$YBhQk@Dd;3HZki>! zQts4-g>UUmFUzVCo9s+A%j?BDWt+9;Hn1PG`F!HH%y09My8e}~nIe|_x(S;g+tB92yq%E)h|)5U)qcHA`= zh5Oic+ZFt4|LFU%Iz~d132sgxBXOLVR{$kUfrRJ=qZG4nzV~VTbug9hpcglKrS*MEhr`b*7(YRg7)t zN|e@%&Ay~`q*X*j)JF918dh97*SD;tgIJFs5sjy0@bCu=DywY_gJcUInqppTB_H@9 z|0+t6ypE(zSPA6+oPY)g4`z`v++nkEq~c#+-eZ+}NuPVw_LxxP3-Uzi$~aVrG(`Oq zV=LeK&JVCkcfhVJw!*5-yx}Z5eVV=oE#$N&jaV&wYxix>Ut>-$1~~9$cY@|*K{GBS z$4CGQpU!RGjvuJJts@7l>SXK$c7xye*36v3aDdyUiAfCN+y{9oSndADgIOIi+hpa_ zH-xolmNaNLkmiseQBxAE_^eaavBuPlv~vMzZRyMFafYXap}9>1%M0Gj85K~n>)wr3 z!;eaNa}}Agfxp8a;5u26q-92=uXQ0xuRvC;gu%_B2TwLj&qzNO?x<8m^FXgR!dFE| zdY6R1>KY1!HWAW{kO$>$A=G#UfMOF*2r$J=v;XKjuaQQ*0n~r>8eBV?t#*)xqqn_s zv8Z1*&6L7@-FnlvS@rg}g=%7HVxWN-p0KG!7!L@w9th)R70&g*nJP{zHAoq-6)L#e z5Z`6!gST~*BhVA+byh3>^%fstRd;l%$_kHM*$Io@YVqWY#;TRVaN6V7Ip0stVMPYLgBDTdn(k&zQsw#Yo@cWd0hO~qj_x;Q8vfoJY_01jvtM{c}#VXMa6(LvRW~H204iId>q$3nyQn5{mS33P8egHWe$1T4)w?j%_&J!xkFg)@$wF&4+Vmpf2F^u9e? z&!p7q3f1v8Y|M@<{enG^kv;*(A|p^Iv08{QoyT31Rr253FHnIN4M}B~UW~M&ziGZv z=O-sniQHejBCA;SblvngGtsV`@wQ+@8DQLA7`t3FCBZ_?-5qVSO3DTrh=vf9%&l^+ zf#T@IZyONh3mTeJsO0bReO9B{-C{vQ^fD_d^)R=^o3blNK;~g4Bp(ae+Y?n7@Xmw*54A=&1i?S<6iskCUvwy z2B=QaO3QI~7AMsHulov}C~aq~9KIUTC>nYI8x=WgQ@v(1_RUs=!c5espRoopWG^oQ zp%nm|?2UA@W0uMqMMPhn6nmWgTXbU;&YCJN=%DHtPxFw>U?5o;G%#Z|LH1Q}$zAL{Yq*Cw0weGjLR7pqLdB9kJO{BzgU1O};#OxKtI8PAsEFbO zz%4Q&)P%v3A|{-e_)X5Wg6Q4vuhufOUFxAaa3+G~E@%{4YN)6~TBf$DPm`Rmf)Ty! zMyyg62t1T(CHVkPX!!_dGXN0;Eo`bWl?e0I=dwy{f(D;>9b8+Skq@MWq^R37)^9g) zd{zM?>fGgOtZH-PqC`KCcd?gT4MX({Wf`JrFw)Fa&UOC^xLddW2CI9hIBwR6khBv} z)63Z)BqXYcF&V)dB_F6DB(MA=tK2o$%@1S;8#N}MiNcRhskPS2xP5LCbQ zs^2j>f$|ej2;`C)28YCD!>HWb_D6`Md7EUd#I3)|KnDK`vv9MbYM=@06-eQ9ekDT& z8U?Z1xpvREG^_eh>6$^Iy)8J4-%TEu*h?W9%dBbD7Cd3Ex5X+2Nl0N_YksZl-O1iG zKERd3Mu=?sB!`a?#=4l zjSMyxS!L&nm$AUv*FPRfBcY(h%(uX%soD*~Wa+&W~>*%M>6 z5@8? zSZjM?6)C;;`9x--$tAy}f}1=mS@AX;GU5ZoJLi9x<1CzO|Di{*IwpZFXj40L0(PcC z9e}*nlG*<&!YYtzFSc{`8L=w4l3>U-+<`nW6ip#<=^qA~&62*_9q1qTnpmZ21tGB* z%C{2yQNBQ6;K!C1@P(^}WfZcv{^j4xssXNLz&3-sstreK2xx^~xRY_VRLZFh3;96j zYX8nEji24{h@7q%8#Z)C`b0#xRi~S*cdYK8N!5M#3)gdtoMh|s=o9dSCQmaB0x%&5 z56m*#-L#bp5vKPuo^Y6{eShRRxX`&u+-M@ZUVEB}2&drbc*07j|Hvz_y5kmr87O1; zR*6M=8+aM1>MV{!0BzXY{BZ3P)4R@(znomB+s-P!>b*a)f46J7|7P$`p zc|-@B+*SNQCDZ)Ox7U=^%{-VY@HFKv8tGVHE^X#D_ye$9LmdjgR_`~DVRfjPtF3{K z=Yy%w_;)_NO>^LEb7I8^)4%4?tU{T|;F8@)?>IYxX3imth}0U6cBj1c`~1hUnw3_$ zN_KNOTPXOv-mIaRppOMV z&_D8`tfGqOXbD+~hFPI16L7*D!F;4?g!;s4B`f~=IqSLY(_ja=MedVxRc@PTixPJB zTawb-jUOnyt^Pk=hgDn5c4$xxp+P=a?>NXid_bR?PA7@kYDfB^JFHqfisFfq78cD| z(ZzYWv;quh+ALzVd*1ogKe4(Xlm>&xL}Hazj#z*KHP608bBbh%@~xF$>j9^+s&}rg zw7@8vT=JRLZ@In`ZC_f7BApAgTFS8Bx?EHQ~%KZd-cU^j`~E zM(_MbvN|@Q!;D^W+I%i8tf8&vT)1-xRg2t#iqCrS{aGblq38xVhyQB#1fOM6R!{|M z8VIpXn$<$Cz4h!Hvx?g_V9*!GXZhWvh$K|ZN)DZ}(@F2R@M5>lzXq#W#i%YYzM4Ka ze893_m)791e;V{;)_hi>U+}E|VwL#yP(8#S!Zb4u02+%JYRXxHDiDL*fkHR(fhVrb zTT9f#(bFH36>qo>5*X|!U=FQ=LGvyJMDJ6-XO+Sae!b*6VP=%wq1y1#%RrGw0hb^7 z)=DM+oENdG0lgc*)p(rRP&GqlR`5c3i&PU1Y;u>v3G{xc;^gkpMEvrmAX)WnC&a(- zv!HJ}=k!Rb=Xyohn>i9-wvmb^HWfWhu|eF@iXzEE2l!B|R^Ha+xLDPX&E)kWs)rdq z#sQ+hFvu#%INhddQ1Jur_#LbGN7)Rtloq%H5)7>eQ{qMzoDIdUjT%qkX5H*ktOjc~ zTCg`%!ct61lF1JklvZh&ZnMnA2^6y8-sKKsRcDA?99~8c=m|bJ=a@N8_0nFljOup3 z-scakMM4Ox-^ln@^2=avZAB}|VQXb=t8Vx};b!%(w->8R7z?Y1(vwG>Ni-B~cT^u} z>*7xFzV`qArL2xsmb}YA&w(Eh5*dQ(8rvWwH?U7HJ^4bO)xU&%K+}<}um*x_OJ&8a zOxx+0ti1biP*<_>F3Ka-AYO5heFGOJ(wCe{>zGtS?RVP-;y=|mab6t_5W`=#k2 zs^dV$tQKNy@35~lt4O*009=RH4wyG`xPC2Zjh>bT2dq|b?Z4w+^;>aMn${Oj7`Z=F zw?w>Ej5dPnNVcil!nbzcxyx!QU|E1fB^|yt$%+B&tHZIPDOuJb`5>=tComF;oQ>n( zFn*vp+I&>7&2Yjp%DDF7N3x23kO?-jD_(5drjGU*#t(TLznOs$=UTxB9-43E1u_&U z4VGtxqU3fZcyThuu#6!kBdWx$cRy=w-40I}>1(y6w-rGH!z_Z=6nu_vE@Ni3;9a_3 zyAP}Suw#YsZieMIY&t5fRe^1z-#6UOrU#P+@T2LZJFq?nJg5NBI>a9=XZ@&3Jh=;n3lKIxaCeo zR=lD;078Wo<<~0Y1DE+St6cWB5hJ}pLFIDorXov)!!pHf)6o{u&{7wHGe;2s1D@tDtJ| zdO0C79c*7T+=Y!DA`QRU6J<2k5C^u)qU|%H1%(GBwOiW9DCMFN zkbZP_4;Amgm37ZoG7AVcz%{c9i%l0I4;T+dD(|1!ymn#h%qi*u5vg=nvJz@?Y*PJYG@fL3Gh6f0HEAuYOLC{Vlu#z+OU!j9N%ZvuR8O)+GXMd zvf^}ZOq|q*cC=XFPhPDHj=js;f*{hl$%`}hA`tVWpG zD4^jN$B>*beIDkZx`SPepH%Xd82hc;v1$*iEHye$Do%^s+-%^ExvfJ>yaL>Wd~2bS z@1F2WRwLBvG~t1Amke(t^*p%1UZi`3%F^(xLge21(8X8{vB#gA>`3~CS>lp0xyB~U z^vZ@&S+Uy53EJ^*Lwb$p0*VdgU z0+@@Y`H7!E{404@0nzJT4nT9g--wp~jQ}Nx~r`ysvq&;@sMM zJgZt-kRXpWvtYDzB^WZUNd7D!8~9Z%7VN*f(|OW$){C9(g^i{<#@4|k9|-Y^_X6n% zKBO%s^Z3`w+xnZUvueUR!u?VF^{pN&DqPg1cg;qH^wV&cO60!%Hmhl9H%alPq2?lF ztWSAFSkj0$CPZqO!X4Op_erq|y;N!I66Y28i@1kZyzs)ffu%-D?Y?$?bOft_+o)u) z>I4Y9K_7{1hh=DJ5E;1bu&A8t*4JW{*0XdCEiw01f#@R>3*dxy$Erbc2MV#Ecm6$D zU6OwV(aMoRul5?&Rl1vj4 zXf`u9tNp1bTRYeOabkf{C4Kq)Jn8V+ZiG?kf!Us!j7Yb;tloe0zp<(tC#{VBKyDV? zg?z1xAb+EI|fYaF>=O9{8>C2?^cwdNUZnub1BIwp_#@tS0q zorz{42qL;!!QP@7WMPhcd9^_Ls$y^5UmY8(v{6F-9cRB`Hk?sX^mIB z|EY!kO%FD!1frs$mVQB&kLg4~A4#2App3TN=8P)&YyYLJF2Ok>w^0a5be3|WuG3cL zXhvgFXy|mgS%r@DH(r?)0@zs)5~si_d^4#z&A$chQ%x@YoyPhqpylUXg;kk4y+4Rv ze3oUIh#o$DS9pbGsYN$>@P%)^-Gf;T@&>*!$(BBhB3>~7A0V59@I_m*bt4OPZ0}re z3r1#IlZssEPCEUGU}Bmj)$Cc-M=3=aMs_j z3fNb!Wy+AxvYZl3j7o#HMgf^J{9fY|R?hW=zgmY#rjsjOGg-9BwP!;(;Xv}`U`)d_ zJgYFZ&^_|AtnQ$TxJvUjzhxtsDlQ!pV*83j-NQD`T=3exx1GkSy_VECvqRX6wYPzH z;S-U7&@wbnDO?n9*8lk*R&`?FOZqU0*BJ|H5r)L#1O$b^+c+c@?Cs}wkJU__;`@;s za9=f zR?$&0bWNFyu}QdLus}2A68?`-hn5vreyvabbWPocBY|bm5KP=Mb2U@DV%1`$psLNd z+}hjf-sVQETAChh4-7!}Rj)J^CnxK+su*-n_hPl+wfmR9Gpmp{tye9Q)Uia>F*E|j zg-M0;6XkAJ3(;`vz&%)9WtnMKy9ReLxf&LYgqwoB1qN!6#{4V%THQyyb&c6$kbwU) zd>rFd6*|K6S?QQnM(%)_s9m^=qQuJ%Z>rYA3Lq0FZ|(l_&SZmwv%gJvvs z)lxKlnO9J#VY-v+vzmFk2a?)kK&Dbj-wqnmF%N8zR-W1A%sjUTaTx5q<1@=$Q3l z&l}R+Qypik*Hp8_MN@v64wu71HJdV9#cQ83W_8Crh}=b&H2nhZ3IkM`u!sI;)6R=dz)L<{}LPjI}u0G)N^Ho_RM`XOcIQtWm=CPE#Gr zEJFU!`-=|AsH(#8b`<;C-CMkv$|u+tzXOJt}hf?c^5Bs5XwHmF1_By_9)bbAG;5$ zhDZp>B@@iKW)Q?mlu&hWB6Vp1@p-ZPM<2J&ov~`@0n&;#lROJ%9)tu5c1SP7JgRM! z#ksi7hpx>kN^LZ&=Q^dSVL*f#Ylmu6gw^`hu=TB#eBfs1$7) zlv47bKu;l|loR7%`nmuA%U#=IQ$-k(geWeqE#DF^Bb?YlnoNJX0bOqz&JD}`*0$0OKE0qxVS@?8u3ljEq_pgf$jS8GG&?mYMScFDoJk3ZN zC-pD4Ce zVI6pu$`~9ljO8~u8!^2F0l*50wNkZPD!998+U(AvsPwf(`((T@o+ zWtcCRnvZ?TdPr3lsB9599$H%_O6nzQP62Pj>IM}srLDDZ;zOjeePO6F9M4JTYwODB zv`@xlW*%}@!*)sGk`(LUm7-^mRq1$MIRCeRo5qM^Gv&R?-TC1 z?e(OZ6F92W8qj2|c-B~DkXZS?7`o%w9ZuA*dq4eYQnl&L=EFEp;k!UeN5X#v@F_TT zoclw&q{Lfad}~O>!xD3k1tUjv%)F{&km!_^<-rc%evz7DxxaaeR1JU`y%@mBBMP8g zH!?1qa#sBZG|Nx#Z1HMRd6OzZIDx@~4>G0FRzV%40J<@S5t+CHy_fFUFx?Oc0>aa# zl+IGa6tSU0i{7H)1H2#^A$iVOQrQSRJq6qx?ko#|k|KuDDqnLkctP%ICa{zC{Sc`v zcZ`+NV%gIQ?z(wX_%8aB7) zRU8CN2kn{;XBd2n_jcp2g;c~h(5MbU)*5ZZbYy@$2|2I{ry?nBtqHhx-*c`d)ezdO zxz~tFsEqL=3m0?(6~dmQ-3_TJPwO{6LMmQDl*p?y4&O!kRF6W=oUYTua>s{NGLo92 zwO?{Csna^BMbRGkCG=~=TNoPXkW%$irt&6p_W$4@soWE!RJFV^MVh?8h}4AW>tKq3 zN@hv#I0Grs@!B^wf<7D$L0o|Nk3dG}cKNNtNcN-J7X$obUlUH&IXi%X5|kIAP&L!9 zKd-cmC|2hXF4#~a`q=Y>b0O83D8x?>#(6bu1R5UIiEuDAs}&1h4mx|IdTiOsXT33_1n zy}UQXbbV})aSTe$?Urt!q?#RzTQRK z8&(wOyb3g#34Sr|9;qp};42>|RYo7kBFGLsFcfq6M)@wIVidRoF`VE?2{V%l2wy#Dt>s_4%O)Q;XvQLZ^IZqo=>EWmDkyUh>U^&sfia{S6n-g-GT%gyZ3K?DWt057Zck#w_rkZ z8x15;%S;gFyr{nH4{Ml$lKnL=1GQ%)pnNoPQUf9c7;rpQ;ms&+4&9X|wQuIJq(&h( zfDC=gz8WDY!^gtt{KK{NAhCBzO|jf>KTWC;vC6-&>!T)0eO2_P;|~}Wf}&<`vZ)9O z)^P6wFD4cJfJdRhTaXB11Qn}FyBH3kE2gGx<8iVQo>t%Fmq>-ENE#U&9g&fn=@wvU zj0g~+Jd-M#<8CEr!aZ-LT?|Halz8yj>?M7j_;GG5)8Lo^AC>1PuJzg*yb4cW?tB&>Vu30o`App z?ORCImKWWF3J4B#Ka=I|gW^y~Mzt!^J0~Ke1WnlUvCnQy!MOrvR1rj1YsNKHX=KJuHS%9X>%U4Zai z6aa9u!->^jKRT>(YqEN7zV}cNcV^_NybPWWs?rz_S<($38Oxe^W{6(jD^@nbZ;4c< zx{c_-poJox6Z^Whcy$ZdZUOSMY zvp(@~QVobTIo)LqUpt>2D$_5c9x#WANjdh`eKkn$jcjxdQfdy!3HJbW z1|KnhDa-Vy*n*e+B&qny3U%b-B40YHhZH-U_lm0=48@R9Z2zU}CHQxUOoH4e5 zPT|2bwAu-dMID-8EOb`N8JPVAQcdlNCau#kxk93grUi+)>aZO56zm;$D<$Us#OF4o zGBGFp%DQ&D1saOSTEQ^*+Tgty{1#6uMQ45KZ$qjCNj$BnU(HZ5oiDR08+8D3NLZYt zrXYF)@GPYndMzL~WH}?vzT8+1!Hs`q5|A_UPS`0s@R{Exb%;|LsSqiV@HDAbq$=5S z{1NGtpx9e$isin*CxqOCHPxP@m^-hruhTA=gBuh2F!v`je4u+9+xP1KKq_1Su6aOp zVQemUQ(`8D{YAYct477fS`(z+@lQ!b!cz+@`6lqj&tf{ll~EcEcF~rB)0}n&dOyn} zV*6lLN`Qb&v`b_mqGR)61DVwHfQ|D?)`Yb_ZGcq$J19J%5Za@2grAVjBEx_L6c6#W z;%TMatVmRDa2X{2cPlu7NLMbrBs zxC=!(VE&Zz6dAr4=46fN1jbg28s%ZKNIv0d?cM!`km{ktv~z4|`wGjD=W!`C<-o9- z!cYo)AVs@;bb?edC00749SjP2Cvky{i3GAP^F~zXU1bw8r+r0nthbujlCeGP>$s|j zXe`GcF!a9Pk);h1*ZTS2Aazo{Aj%ZX!igQ=y#>iu_x1sf{lqbm9H}W@#(NKw8pEm4 zJxzzBvx1di(6b)ElPX{UyMl%ccj>+xPw$D}*#IrbMk3PTJBNkQ*+L1oTcFemTS2XS z*7-64CF{BDxuo)Y0wFmZXp5{_WK6i;qgpOI1ok$c3z2|4%|S?%0*r{&xa@*i>DS;B zMzS4m(d}>y~mJ%Djg;&gUYfKG&jN#Lg1ZC%0KG4sV{pGGb}*IirPmI0K<1l@CkeWNl2aH!=q3t;IOaY z3%O%Sg8`|}L3AKZCR358*Zy2cHN490SE@v+P8M7&E}S$Z(hTOyc-E~q#V35h{056Z z#m~^Mc!V=V#mLDA_%eCS&~Dxk;#bC?=w7?@%=`~h4e`@9C0e!9ufe9%M+Sv|R6|X3 zS*gOT5+ETue&Mf>3J4iN?@$2b7DTHz4iZ;m9GMWg8om%1QOYg2SR&P&PxPi}JYubZ zKm+*1TS#UOmb7$c3lh#i&(B;!gH{ixSMeX5)i%JfAUmP zRb0dL#9PtZBNCl@stJ@vBT|xx@igfE+lXKqJVc9^R1hW2_9p zLE0_odBficPSkA2oM$9ACyS=etHMxo0FaVVc~^rJ-{ljJjgUuOCFMVYhY*^O?;`a; z$?CDMy^9o0>}yK2ap&)oDupoxAOjB5Su=44qO(FUgw`7Ug@iWZr_37sXwBT7LX-tP#sjN0Q!Xt9RTwOjSQ-payGxg8yevW#?s&gwm}hg5{2eh6_?>4;%$!+10nL{=Z1 zmM?)I#}1@;L@$4BNaasDS%?H~f#?eYEkSKEwIWtMG|-pg#wPgMFZfkb5w&%2P|qD% zGjtrN0~mS+OPMn;icuD}AZ4xVe@-e!(u~Ur#b#qQ42zgva*|rnpG0B*OdupFI_oe0 zEvY8Cgav?aJ6RQ^fQ?m?&*|3oBjXjP*sasOqy`m-^7quj#^Qge+pu&Q${8vP{2KUc z3R?c!pWdLK6sm{@Ah`Tj1Ig)uz@o?1j-znvpb$Hdvevua5mJqX($j=eB`exhYwg7K zj*61iDo4P0yQ~}xI{<;138w?hrv{hd%_d_c*x0@A{Bcq>;M0o` zlpod1(VIz2!BKrm=|ELc{n!cCn&M}D?X#p>Ua-Jp3N2qdBi2VtU};E&X29}eako;Q z)*Dwh%(GGoFH@w|k6RE8IC$CG>}n>d;*e#W$vmP23-hwalZr+hHTTd~I}k}O^gMZ( zkzhTd1Lm4A!N%?#`{x_e2HEr*VFt?$uQ(7x!FvFkQ3o*&+sdlK5~7X1*L;Xn-Qq&| ztJ-uB!enU^VPB(XOpKt*=R~EC}i=P4m? z_@Ns@suL7tV8Q?g0lYspp_P(4&PZ@ZBec+j3D&Up<$pt}-s;iQg#QxzYA>SoNE`_S zB_q~HCKEaPed;)I+{RU(M@vRUtZqMEMzoq2b4P6({`PR(f&@LV_dh>7qzZtktN0&V zfS#ubxbYj)BJZf_mzX9s#Tx$M7f9s?1iN184&NnuGpWT!*BVnQrYsOL75G5P$$H{v zNF74V!pqRm!_(4?LA*tKnGpt#(NoZ*-o&+j?Cwk|PO>D?xI8p!sxuG`M%C@Ghl-3G zXi^ijOYh(>lL{hn+j%S^LKPsm=1E@4kmrbzh=Q@mAadoxgaR z4lPOwL!i{k^!He6_h?Sv9n)S82Gbk{J1J~IOgcQ~nnIx60htu=LF{Xajs34Tk*X3r zn$;`5wF6NSCozjqVUQ;8J*JUl{y@LomS#tf%PuxD4?+ttZNzvYsS8{rmnE+;IXq7) zlIL*nD95Cw5638Z3}C^By7pso2|Vspsi$uy6%sUrr%4@%4I}cBg*Vnjsg0-zqM5Nh z67)dN7v4iER9l5koF~>$C{Md^kSx?u70B|A?Q6m<*!!thZs3dI(uKOhTaFkeSTuZj z4aLkNnL)J6bH@q!f=ic?>iVcR#hn2YD=y^0N5qL)BElCpSF&c^b4vGq{p+O07!#yt zOnSCJv5II0R^oX}$W9obnYypN7k+|NfmL{ddeqt1A^d>}*>2QYg&V*^Iq!%#Q!LD{ z&yaeoKbw^(Q|fNXkVGmLX>msBG%l5jvqY3^&-~>f6&aId1w>ox0M>=(XAlw@MCx0C zLDt;RPyT?>7~|Q* zkrW&Inf)6&Xe+Q6U}f`L@-Cf&8VMm#NY%;~fFA5?iqxY=NQGbbiv}b(VDRio-Wy-1 z0Q%HKMFlPKv=VT_5BHNQVG;xy<=hd&P%JQbaDkC;n3am8v$!Ay%eY&#q5D|BmORQ9 z1+!Vd4676>@@F9#(F8fXj06n6_c8aA$~5DR$#c_Gaz;3%phH7yb*Yh)$An5`Q1sq0 zLF&w?hytz+Xr;55MA=Qr!L~h9c?Ib z%y8|LGjQJnq^eOdyFefiZSMx*4~n>H1P-XY@3d51Si^)fu;+bZZoSZFf|{!BIjI4{ zQq@6%g&EO;aEEwWDgMBJIYp`~5ZM=oFizQ;Ta{ET>73Yo`*0w^Ua zw`9!t#TowEJ(|aQZe|y{611mn}IwUWES{qFf`!fNHt0}l(-HV=@6PQ;biqK zy^2(x=Lnqzy|h*Ur!x?G0Mx65C8j>d(@L=1z4Oo<`Ro`}5GKpXVp75tFyBzxkRp&- z&OG=OJ#ge3q|WfFohMqFt1$}8Fm*wFtX$*}4y>m8iHx7!_db1NdJ6SKe{~R^hTZVi z$eO{+1h>eF@T1%srf8Rc@kLUV@8Y^dc;RUcMa->y7Xw&Gi*haHm+9A(yY)3vqf0&I zug4)T1H}o(uYvPu%;mLcT?9gE3ZC`jtf9_%(dAp^brAPa>Sa!aN5)6PA)uQ)nY3Hb z^SXD3R86(RymGiI)-Y;$G0V)N(OFZic$(DS!FQ3Wq)d6~0W)vo7KoEG4hiO06rO>4 zQ+w6+?*80{JO;uKhnR<*A*B*K6B5Xd|G;v`QX0~sX?BN5l%21)%W%l zwGgU{3_h&^D6h^Aq@1kF-7Vl7zJp4D819JugiB${Z{#>lpqVh2HS6n;qP4HTgH#^s zFc*t+?P*0?dR!$~^vh7vuAhodH)(6_{pLGKRr(b*CbWwkn8DD%&x&@i$d!ibBJZX$ z|DH1xQq`L?f4Xx!13>}JYa>mM4b&eGI1zW*`>p>-stLR!S&#L&1&Tu=EJWAR8LSL#3$autz@!nO$?38x}T;*an~-AiaH$=$_HXRMpoC% z%eG*Jkxs$1nvhiOGV!|`P&@oIyBWa@r$9A`9#z^rs4WOWky5ERuh23>c(9hHq;DB` zfvMt5Oew80;6Y%}AmQg&hB?w8wqT7#ZFuyOmDPg5Lqa?##eG`wfJj0r8VF9acKlpg z%AFe4h*eB&>=&wqyi*WZa;aDTc1WEBV~nY`i}_nwJ$DR~9#k}n|Ef=2*1J9h%h(5Z z!F13=8RN%%47VUU-l2X+B+v8+#sU1+nsNsIxR+G@Y({8R*;nUPOc4241(@dJsPe}v z$|gD`NbT!?1*v+CNDNS|Q6!6(Xoo$E{$U<+@O8|*OWW6;@qHl`78tcV2APHL!Y9-$ zM!z>|)_kW?CGDi9@ZR2V9jRHaK8H9)Rf3`}$okUheGO}Mc=|L#{v zH3}q}wCZkWt$}N!4FC)E!B*I-1Z6O@h6x_g9qXiW(}LrHv>SL<*6s#icnMkzaR&*dRi3rYR6)XUQY(pjQo z(1yRLii=rtS#OU7f1u~Yz=wMJ)n-MagY zVlpg`i=i+gb|B>p{NBe&4VO~TB0)gAC@vGj0HOv}TE&G`!DQl%NDtX0ew z@fLhQ*9BS|7-3eHzSa5D>V9AQ${*dJ^?1`_HwhD#JK6;}y+MV9otQsjB1_^K*z-Hq zIs|OT!_kf}GA1x*3R{PVK}iJQfb!#+I0Gq``;o6FRnte{lgw%4;>4G9mSnmDd6Org zgsRa=O+j<+dnc)5=DP9Q%{d}j)Y&fSPh>sY^hkrD;G(%p-5_4G6tVeSEFG5 zWycq-px-si`#^_lrEjI~auGg^xHez}ovz0;gj0;f%sDE#NA%0DCRHy^eBJ065_Ste z%ghxsECviC^VmkXaEUwc<)?&HDvOPcQNrvNVtr&vL~+_3Nb=z+hTTd)b9$ct1cp8` z`pf`7jn*FGXJxrKvnJ5&FpNDeQWHF)z2C5}AUDYtMNo7d#3b$;3r8%>52A~h82XT8NA})s_Ae8LNx1^OA}`xVXaTNf>d;&D6o;G z3@-!rc8mfzfbY|9Y9vG^o9vdNweP)g1Kr6S0GE|g6~m~tkE|R+Zpo?*NkI6I7R}Od_~6sJ zZj12Q@2n;&L2BP~-2xrx6j-~W$D$fUZl9)&7-=S4dr{VO>J*ROL%kuD<^$#(Gp*j! z;ts;#?W-i$py`}Kyi{EKORpexWH4*XsbK(rKxa~GMKK*#Uu5hGbC|I|6Yf^ezu}l_ zYJg286w0Ew7*HSnmC^`RzM8yCn zfS!L*#2-&9n&D?-c(5=m9OkR`Dsf-G=La^p0h6lL1T7wnDFb?R=}6nxy<@8(6|pvyzl1>`dMtOp(g8LBLdAvZ$uWDE0m8#Cf|q*UEc#dGc!6mB9*onh5TL&3w6 zYt5cz2Q4I~LMn|18&kXBWJ%6iH5ZZJVsN5SmB`$lRsxTx?_m?9$~75(Kuk6QFJv7$ZJujp82?t1py97;FiyYQ4 zX4}ak4=XttHqHr!Mm$bx3YznC?;v$(i0^`+9qm$NOk{WDc9}6ljz(4bR{H98zt*11 zPKQ)UP7$Y;0O7OQVP_)furNtIHFd~MUF)lkld7~@+dzX&Ba&CiCxa+h78jT`p-EBR zwL9eu-1ucu$44b|aUG;GLMrTSKw=8^rjRuZ#aL>-;Es4&f)x^Rq#C0g(;`(w(k^I2^nedB<#lW#t1(EP8F<;x+A!c_ zjJb6_-2!wq=%XZ>VL^^;F!(Z@Fa^>3t(!>Ig%N7S*ADD$RN$?=nPN2I#?%o6n^dlD zZ|}P{gg?>hHu~zu923k$T008b6is3S(Pmk%gp~Z&`b$D8NZ&>x6-Itb_DJ7b+6x?o zTP=fo3$&)kR^~8{h-2u~tve7Ox9>0-ishJbW>I8d zG|2ck{%2-m6KuifzeQ@y9MO>uRh!n9bKo5^;R$*_UIHP5-^Zzt5dJaqQWr&zv|leeT?$lckjx7tfb(n7z0#KU-cYU9-M$sPXNe zeE6={9PZh*E4~hO^L8RCQm1Civ%7Zf-W^}xs{Dxs?TPQ1;pDrQ#hgF3--N zD;L+wcN{C;Vl6AB*~NI#uHN|1?y2J1!u)dKY+- zmI{+A%WLJ*?80)n`r{j~ox1Ma#Hq<^kDr;IJahKcbi8;^i>%{ItBb{@;&Qo=|7h3g zOUvb3eBw)sg#(4>oj!Bun&NV?G+QnfPOhw#4^)4=Rye(|w7xi7URYT!T)#3`T-?>N zkXU@S#FkHesDARDxaP(K82eZK^C*95IKQ`-imNN7a?_c8#ls)*jwg9(d<}Pc%QffE zow|4`d;5(G#oLOd1C#5el5=pt!(3l1wmZ4m!>k?FU5yL9>GPle)z>{?*RJ?F*8QjE zpLQTF%Ym8M^Dg0~15?Edv+IlHj!Pi@g-4%x`_f|JVzIOq2k@%GQwI+AKebR?KEE=z zusk2%ID3Zff9f-@-gPwJr2`lJo@>>&T(y7T;Nbqk)w>EuZz;~s6-)kBIBFS1D_Xd) zP@KE^%zE(|g|Wi*v!wz){cvI6@R7m6BZr3zCr_U_dZ^*0@!tG5xnXvxc=g%kTbEaE zTRwWI?t4DyQ0B0`Kg*U#di=exT3VSe z%`RQFf1!G7v-`Kdu&}(kUOrv6`m6R=K74nGJoIgNcEfvZOrZkSM-RmV&$h1V(J#%eHa_n&rP<{*inuseedNba9Akr4i>0s@ z?H@WR2bW4DRZg9^6zbnoSw-WiTb(U6e)RRTtE-zITenYfo!fr!!AwTwL(eQMwe0Us zKKSIq^2&O7tIxDGmCwvyTX_)s3p@F^$;FlPx2|pVaki=QaoKAdKP`W>*`05%0j5i( zmC{;ac6qMw+}YByE%FfC9fjN1%GF1HeQ|AVcD{JsLVPQ~<>zi+TAN=xPgOAiu@N!TUr-)qhV2vI~8}Lai^T`!jAT6o13!5BD}L{5hoXCsj@f?r=0TQ&K6WI zoi8>%uuND@Wo)sccx%&=Di?Q0TXXY5dA_*Z^;#Ova{k_?#T?57?rd9{?Pz>j+@Y)X zH{YITRKC%8bgSR39i8eoYLBt{jm=%Gey8!5slQ7VPps|TZalJ2Yuby6#l=G9-Q8`- zw#um0Ky9OmauZioLJh9Q!L>`9nz5=d)+*YOmr>Djt=`7wYfr33z#;gkdNfsg?Cl+2 zm5I)ES*vVe5(~eyx{${*`@OjOr%ra$tGuFWJK9T}Se{+Hw6;KfHT-FkSbf#D;%dKI zqr4_@wO4H^Z({CZI7f4Z_?>ER$pqKQYyYY(1z)#vTj9Fm#o}Ugzk~-)Xo>Z1cd8LhdUy-iplw zlK-u`QMI=LHahQ9^;LsM>b$RJk(>W+7CzXO@S!7xPq*$_iFM+epSbx@s^U!o3C+5816KU)u+xq`^7F8(!OQ ze<{b~$Y0c1=Vr0Uc0%$Obr#YXYFF1#L9a8MA>#Jh1?^;HYo|4{gPXfk`TptiE2ZKV z`_aM7o-EGZ$|GL_Zx+r*q+S!z`Gjm2vsE8;yCYJ*tVFjtHeQy?-GB&UWd<~z6r2t}K%EYAUrE6ToGrS)QaB&+p;aX#w+%}&d1T;*!1$S#+Q2kY-#w#aa01C(#Me1*W`c=yo5d6#*CeuoojmLO`A76cd&dr%(4p4&Q?Kkc6<9x z+UC={dVmMlm$T>RgjW`Ew(^Y!vkjTGs=;gBEo5#{il(xLiM311=Wi*kK(^Po9*eWp ziJ2Ku*7?$%b`l-|v=$H$k&3$q+(3FMBV>tFPLG%wsH1zdloYN_J<7}b8W z@8*O%MF(xuzEw}R?GHOiY6aG-Vp@OF?7cP90T^~ZWR~u4%Kg?q?V8WTEHyvya1H8F zxMmopvVu1G;QV7-a=-N-%*DvOs-_QZh+`|Bex00})7tSv>+`&9U7m)CVZanPecB&euEki_51*|&7{>F zpXw-L5h~4O!Y|5#6PEHgmDf@2^kfwBEDoLOZ8ho8|2^!`duo z$H~-YL5Yde=C|)KHQFrZK_x+(g+2JBXS2keXF6LXeLJ(7EyBAy?GHgxGxuTIX^}=} zx28cF0>Nfaw<@PY2Ijj7&FThq0valjb%ofoX=^Lrf5;P>osUOjJuyN^C=w; z$Nw+c%=9hmoXO17c&+Aar+d|yr`$YV-zllgh787Lg-tbEkZ*l!{-)l$Y;}$*8G~{y zu~|FJ=W5?;%^K9?bj}>q<8U2TULWLdz3vX`_}or1nq4d`WlI~ER@qKI>Y>ez^sm+} z^u7nRd3BIYed@CQX*Vuyb3LnDq%ynMow`rn(NpUpjrr|dMJHX|We)S9SV~t3%!gtj z+h;GkSVhY1X?!@9+v9-M-JYGMF1uK1p1Vx9S)KEi*@re_=A9CiO_@qb#M+;NzcrN4 zo>TGm;&7jiFRORL@lz4rv3UIQ?A@oPuQ`7D%&F%`@p#9VeqZxTbHuXg9sm00M;>|5 zE92|?JG`S*oWHerX>D?GL1k_Q+dQ#eR_r+gyWCfSi|YZ=eQWy?7Iq$^d}X<5VRwG= zO&4EjLGjhHu*y3s3p>7izLZsu&o1Vx!?T-Sp1oPE1Az2G6O%LM(H~iW9fEUNt6Fa}DyYB~){pJt5 zu)bDoTHF;Q_w0Fw*TvW4+P=QKb%p3Imeg{uZsDn{jx;Umb6=Z%O~-pxc}I84%3s{Y z!dmtU6MU&@S@&P|)1T|OSJ~^kTU5NXizPj>`Ei8v)Oc5Z^s6s;{nNcHz8>4|<=rhP z{ID!zw&j6ud3F`6)VQSL+eTj2@!3`0(cP-@7k9C+M>qfG%k$?4i&_9Q?beC2_q?^= zYvW6cgGMz`dry~(t9--`mzR~_HZAYX(;xYZt(KR+r|acqFW=en^6KEG<-PLR_uRh4 z@+$A?c6s^ByI5Y!EeI#5@yPws??0}u<1L7nceg07>|#AF8azA@fOo9}P1E9>v)Z30 z`&)x;YI$#ErH#K|?fw38#dacE8{pKx{mO3MzU?AfG(l;7S%;aX-~1OZTOIAF2`caC z?#bjY?&9IJXoB)=ad}>?UDMLO@a0cD(D5wS-qYRUsxR+ic`ZgJ0{y0?eeGd?y|1H@ z$zI>(vT8NoTPpR|C1FE0E$P4Cbl`_OFDYK%<&uJExxJlfar!RavdU*|wtaU^Eqtn@ z(^q{-8g;f^zjonT)uDM;K1ekYEf6?w`=X%>b^aAxgd9MAEC8BkN)bz{QZ9e5;Qhz literal 0 HcmV?d00001 diff --git a/projects/jtag_test/ise/jtag_test.lso b/projects/jtag_test/ise/jtag_test.lso new file mode 100644 index 0000000..22de730 --- /dev/null +++ b/projects/jtag_test/ise/jtag_test.lso @@ -0,0 +1 @@ +work diff --git a/projects/jtag_test/ise/jtag_test.prj b/projects/jtag_test/ise/jtag_test.prj new file mode 100644 index 0000000..f496b0c --- /dev/null +++ b/projects/jtag_test/ise/jtag_test.prj @@ -0,0 +1 @@ +vhdl work "jtag_test.vhd" diff --git a/projects/jtag_test/ise/jtag_test.ut b/projects/jtag_test/ise/jtag_test.ut new file mode 100644 index 0000000..0cd02ae --- /dev/null +++ b/projects/jtag_test/ise/jtag_test.ut @@ -0,0 +1,34 @@ +-w +-g DebugBitstream:No +-g Binary:no +-g CRC:Enable +-g ConfigRate:4 +-g CclkPin:PullUp +-g M0Pin:PullUp +-g M1Pin:PullUp +-g M2Pin:PullUp +-g ProgPin:PullUp +-g DonePin:PullUp +-g InitPin:Pullup +-g CsPin:Pullup +-g DinPin:Pullup +-g BusyPin:Pullup +-g RdWrPin:Pullup +-g TckPin:PullUp +-g TdiPin:PullUp +-g TdoPin:PullUp +-g TmsPin:PullUp +-g UnusedPin:PullDown +-g UserID:0xFFFFFFFF +-g DCMShutdown:Disable +-g DisableBandgap:No +-g DCIUpdateMode:AsRequired +-g StartUpClk:JtagClk +-g DONE_cycle:4 +-g GTS_cycle:5 +-g GWE_cycle:6 +-g LCK_cycle:NoWait +-g Security:None +-g DonePipe:No +-g DriveDone:No +-g Encrypt:No diff --git a/projects/jtag_test/ise/jtag_test.vhd b/projects/jtag_test/ise/jtag_test.vhd new file mode 100644 index 0000000..fdb4fa3 --- /dev/null +++ b/projects/jtag_test/ise/jtag_test.vhd @@ -0,0 +1,122 @@ +---------------------------------------------------------------------------------- +-- Company: +-- Engineer: +-- +-- Create Date: 09:44:00 03/07/2007 +-- Design Name: +-- Module Name: jtag_test - Behavioral +-- Project Name: +-- Target Devices: +-- Tool versions: +-- Description: +-- +-- Dependencies: +-- +-- Revision: +-- Revision 0.01 - File Created +-- Additional Comments: +-- +---------------------------------------------------------------------------------- +library IEEE; +use IEEE.STD_LOGIC_1164.ALL; +use IEEE.NUMERIC_STD.ALL; + +---- Uncomment the following library declaration if instantiating +---- any Xilinx primitives in this code. +library UNISIM; +use UNISIM.VComponents.all; + +entity jtag_test is + Port ( + sys_rstn_in : in STD_LOGIC; + sys_led : out unsigned(8 downto 0) + ); +end jtag_test; + +architecture Behavioral of jtag_test is + + signal rst, bs_rst, bs_sel, bs_shift, bs_tdi, bs_tdo : std_logic; + signal bs_capture, bs_clk0, bs_clk1, bs_update0, bs_update1 : std_logic; + signal user_regi, user_rego : unsigned (7 downto 0); + constant id : unsigned (7 downto 0) := "11010101"; +begin + + BSCAN_VIRTEX4_inst : BSCAN_VIRTEX4 + generic map ( + JTAG_CHAIN => 2) -- Value to set BSCAN site of device. Possible values: (1,2,3 or 4) + port map ( + CAPTURE => bs_capture, -- CAPTURE output from TAP controller + DRCK => bs_clk0, -- Data register output for USER functions + RESET => bs_rst, -- Reset output from TAP controller + SEL => bs_sel, -- USER active output + SHIFT => bs_shift, -- SHIFT output from TAP controller + TDI => bs_tdi, -- TDI output from TAP controller + UPDATE => bs_update0, -- UPDATE output from TAP controller + TDO => bs_tdo -- Data input for USER function + ); + + i00_BUFG : BUFG + port map ( + O => bs_clk1, + I => bs_clk0 + ); + i01_BUFG : BUFG + port map ( + O => bs_update1, + I => bs_update0 + ); + + rst <= not sys_rstn_in; + +led_out: + process (rst, bs_clk1, bs_update1, user_regi) + begin + if rst = '1' then + sys_led(7 downto 0) <= (others => '0'); + elsif rising_edge(bs_update1) then + if bs_sel = '1' then + sys_led(7 downto 0) <= user_regi; + end if; + end if; + end process; + +cled_out: + process (rst, bs_clk1, bs_update1, user_regi) + begin + if rst = '1' then + sys_led(8) <= '0'; + elsif rising_edge(bs_update1) then + sys_led(8) <= bs_sel; + end if; + end process; + +sipo: + process (bs_rst, bs_clk1, bs_tdi, bs_shift) + begin + if bs_rst = '1' then + user_regi <= (others => '0'); + elsif rising_edge(bs_clk1) then + if bs_shift = '1' then + user_regi <= bs_tdi & user_regi(user_regi'left downto 1); + end if; + end if; + end process; + +piso: + process (rst, bs_clk1, bs_shift, user_rego) + begin + bs_tdo <= user_rego(0); + if rst = '1' then + user_rego <= (others => '0'); + elsif rising_edge(bs_clk1) then + if bs_shift = '1' then + user_rego <= user_rego(0) & user_rego(user_rego'left downto 1); + else + user_rego <= id; + end if; + end if; + end process; + + +end Behavioral; + diff --git a/projects/jtag_test/ise/jtag_test.xst b/projects/jtag_test/ise/jtag_test.xst new file mode 100644 index 0000000..6792a5f --- /dev/null +++ b/projects/jtag_test/ise/jtag_test.xst @@ -0,0 +1,55 @@ +set -tmpdir ./xst/projnav.tmp +set -xsthdpdir ./xst +run +-ifn jtag_test.prj +-ifmt mixed +-ofn jtag_test +-ofmt NGC +-p xc4vsx35-10-ff668 +-top jtag_test +-opt_mode Speed +-opt_level 1 +-iuc NO +-lso jtag_test.lso +-keep_hierarchy NO +-rtlview Yes +-glob_opt AllClockNets +-read_cores YES +-write_timing_constraints NO +-cross_clock_analysis NO +-hierarchy_separator / +-bus_delimiter <> +-case maintain +-slice_utilization_ratio 100 +-dsp_utilization_ratio 100 +-verilog2001 YES +-fsm_extract YES -fsm_encoding Auto +-safe_implementation No +-fsm_style lut +-ram_extract Yes +-ram_style Auto +-rom_extract Yes +-mux_style Auto +-decoder_extract YES +-priority_extract YES +-shreg_extract YES +-shift_extract YES +-xor_collapse YES +-rom_style Auto +-mux_extract YES +-resource_sharing YES +-use_dsp48 auto +-iobuf YES +-max_fanout 500 +-bufg 32 +-bufr 24 +-register_duplication YES +-register_balancing No +-slice_packing YES +-optimize_primitives NO +-use_clock_enable Auto +-use_sync_set Auto +-use_sync_reset Auto +-iob auto +-equivalent_register_removal YES +-slice_utilization_ratio_maxmargin 5 diff --git a/projects/jtag_test/ise/system.ucf b/projects/jtag_test/ise/system.ucf new file mode 100644 index 0000000..9df3360 --- /dev/null +++ b/projects/jtag_test/ise/system.ucf @@ -0,0 +1,40 @@ +# +# XILINX IS PROVIDING THIS DESIGN, CODE, OR INFORMATION "AS IS" +# SOLELY FOR USE IN DEVELOPING PROGRAMS AND SOLUTIONS FOR +# XILINX DEVICES. BY PROVIDING THIS DESIGN, CODE, OR INFORMATION +# AS ONE POSSIBLE IMPLEMENTATION OF THIS FEATURE, APPLICATION +# OR STANDARD, XILINX IS MAKING NO REPRESENTATION THAT THIS +# IMPLEMENTATION IS FREE FROM ANY CLAIMS OF INFRINGEMENT, +# AND YOU ARE RESPONSIBLE FOR OBTAINING ANY RIGHTS YOU MAY REQUIRE +# FOR YOUR IMPLEMENTATION. XILINX EXPRESSLY DISCLAIMS ANY +# WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE +# IMPLEMENTATION, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR +# REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF +# INFRINGEMENT, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS +# FOR A PARTICULAR PURPOSE. +# +# (c) Copyright 2005 Xilinx, Inc. +# All rights reserved. +# + +NET "sys_rstn_in" LOC = "D6"; +NET sys_rstn_in PULLUP; +NET "sys_rstn_in" TIG; +//////////////////////////////////////////////////////////////////////////// +// Buttons, LEDs, and DIP Switches +//////////////////////////////////////////////////////////////////////////// +# GPLED 0-3 +NET sys_led<0> LOC = G5; #GPLED0 +NET sys_led<1> LOC = G6; #GPLED1 +NET sys_led<2> LOC = A11; #GPLED2 +NET sys_led<3> LOC = A12; #GPLED3 +# North-East-South-West-Center LEDs +NET sys_led<4> LOC = F9; # W LED +NET sys_led<5> LOC = A5; # S LED +NET sys_led<6> LOC = E10; # E LED +NET sys_led<7> LOC = E2; # N LED +NET sys_led<8> LOC = "C6"; # C LED + +NET "sys_led<*>" TIG; +NET "sys_led<*>" SLEW = SLOW; +NET "sys_led<*>" DRIVE = 2; diff --git a/projects/jtag_test/v4_test.tcl b/projects/jtag_test/v4_test.tcl new file mode 100644 index 0000000..73a6702 --- /dev/null +++ b/projects/jtag_test/v4_test.tcl @@ -0,0 +1,43 @@ +# Source JTAG/TCL frame work +cd $env(CHIPSCOPE)/bin/nt +source $env(CHIPSCOPE)/bin/nt/tcljtag.tcl + +# Open JTAG +set handle [jtag_open type=xilinx_platformusb frequency=750000] +jtag_lock $handle +set devlist [jtag_autodetect $handle] +puts $devlist + +# Scan chain +set idcode_list [jtag_scanchain $handle] +puts $idcode_list + +# Get number of devices in chain +set devcount [jtag_devicecount $handle] +puts "Number of devices in the chain: $devcount" + +# Get Device ID +set devtype "Virtex-4SX" +set devid 2 + + +puts "IR Length of device $devid is [jtag_irlength $handle $devid]" +#jtag_navigate $handle TLR + + +# --------------------------------------------------------------- +# Shift the USER1 Instruction (b1111000010) into the Instruction Register of FPGA +# User 1 +puts [jtag_shiftir $handle -buffer "1100001111" -endstate RTI -device $devid] + +# DevIDCode +#puts [jtag_shiftir $handle -buffer "1001001111" -endstate RTI -device $devid] + +# Write LED <= 0x55 +puts [jtag_shiftdr $handle -buffer "10101010" -endstate RTI -device $devid] + +# --------------------------------------------------------------- + +jtag_unlock $handle +jtag_close $handle +exit