f55028c696c2e8230f98b4cc85da914ffdced340
- sdram_ctrl_frontend64_wb.vhd implements J-Bus interface and exports abstract PHY interface - ctrl_ddr_wb64 wraps sdram_ctrl_frontend64_wb and adds specific PHY. This is now our new top level file git-svn-id: http://moon:8086/svn/vhdl/trunk@1190 cc03376c-175c-47c8-b038-4cd826a8556b
Description
No description provided
23 MiB
Languages
VHDL
90.1%
Verilog
4.2%
Tcl
2.5%
SystemVerilog
0.8%
IGOR Pro
0.5%
Other
1.5%