jens d3e486b6d5 Reworked exception FSM: ...

- Pipeline is now flushed and finished and all dependencies are solved before entering exception handler
  - User mode writes on status register are now correctly finished before status is altered by exception
  - Processor stalls for 2 cycles after RFE to ensure that status register is correct in user mode
- Added int-port


Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@426 cc03376c-175c-47c8-b038-4cd826a8556b

2009-04-11 08:34:50 +00:00

Common

- Intital revision

2008-10-26 23:52:49 +00:00

lib

Reworked exception FSM:

2009-04-11 08:34:50 +00:00

projects/mips_sys

- added timer inrterrupt

2009-03-27 11:16:54 +00:00

S

Description

No description provided

23 MiB

Languages

VHDL 90.1%

Verilog 4.2%

Tcl 2.5%

SystemVerilog 0.8%

IGOR Pro 0.5%

Other 1.5%