- added

git-svn-id: http://moon:8086/svn/vhdl/trunk@1414 cc03376c-175c-47c8-b038-4cd826a8556b
2021-03-21 10:47:01 +00:00
parent 32440f7db9
commit ea60299d26
80 changed files with 37322 additions and 0 deletions
@@ -0,0 +1,18 @@
+## NOTE: Do not edit this file.
+## Auto generated by Project Navigator for Post-PAR Simulation
+##
+vlib work
+## Compile Post-PAR Model
+vcom -explicit  -93 "../../../lib/CPUs/JCpu/src/core/cpu_pkg.vhd"
+vcom -explicit  -93 "../src/systest/sdr_config_pkg.vhd"
+vcom -explicit  -93 "../../../lib/SDRAM/ddr_sdr_v1_3/src/sdr_pkg.vhd"
+vcom -explicit  -93 "../../../lib/SDRAM/ddr_sdr_v1_3/src/mt46v16m16.vhd"
+vcom   -93 "../ise91/systest/netgen/par/systest_timesim.vhd"
+vcom   -93 "../src/systest/tb_systest.vhd"
+vsim -t 1ps -sdfmax "/UUT=../ise91/systest/netgen/par/systest_timesim.sdf"  -lib work tb_systest
+view wave
+do {tb_systest.wtdo}
+view structure
+view signals
+run 20us
+## End