- debug output is now record

Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@999 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
2013-08-18 07:07:27 +00:00
parent ae123fadc7
commit c0bf39885e
5 changed files with 23 additions and 14 deletions
+6 -3
View File
@@ -157,7 +157,7 @@ ARCHITECTURE behavior OF mips_sys IS
COMPONENT mips_top
Port
(
debug : out unsigned(1 downto 0);
debug : out chip_debug_t;
eb : in STD_LOGIC;
nmi : in STD_LOGIC;
cpu_clk : in STD_LOGIC;
@@ -185,6 +185,7 @@ ARCHITECTURE behavior OF mips_sys IS
RST_I : in STD_LOGIC;
CYC_I : in STD_LOGIC;
STB_I : in STD_LOGIC;
WE_I : in STD_LOGIC;
ACK_O : out STD_LOGIC;
MRDY_I : in STD_LOGIC;
SRDY_O : out STD_LOGIC;
@@ -486,7 +487,7 @@ ARCHITECTURE behavior OF mips_sys IS
signal usb_inten : std_logic;
signal phy_inten : std_logic;
signal debug : unsigned(1 downto 0);
signal debug : chip_debug_t;
-- DDR SDRAM
constant BURST_LEN : natural := 2;
@@ -538,7 +539,8 @@ BEGIN
sys_phy_mdio <= gpo_0(31);
eb <= sys_dip(7);
sys_error <= debug;
sys_error(0) <= debug.imem_err;
sys_error(1) <= debug.dmem_err;
nmi <= not sys_rst_n_in;
rst_in <= not sys_rst_n_in and sys_btn(0);
sys_flash_byten <= '1';
@@ -752,6 +754,7 @@ inst_rom_wb : rom_wb
RST_I => RST_O,
CYC_I => CYC_I_rom,
STB_I => STB_O,
WE_I => WE_O,
ACK_O => ACK_O_rom,
MRDY_I => MRDY_O,
SRDY_O => SRDY_O_rom,
+4 -2
View File
@@ -317,7 +317,7 @@ ARCHITECTURE behavior OF mips_sys IS
signal usb_inten : std_logic;
signal phy_inten : std_logic;
signal debug : unsigned(1 downto 0);
signal debug : chip_debug_t;
-- DDR SDRAM
constant BURST_LEN : natural := 2;
@@ -362,7 +362,8 @@ BEGIN
sys_phy_mdio <= gpo_0(31);
eb <= sys_dip(7);
sys_error <= debug;
sys_error(0) <= debug.imem_err;
sys_error(1) <= debug.dmem_err;
nmi <= not sys_rst_n_in;
rst_in <= not sys_rst_n_in and sys_btn(0) and sys_btn(2);
sys_flash_byten <= '1';
@@ -597,6 +598,7 @@ inst_rom_wb : entity work.rom_wb
RST_I => RST_O,
CYC_I => CYC_I_rom,
STB_I => STB_O,
WE_I => WE_O,
ACK_O => ACK_O_rom,
MRDY_I => MRDY_O,
SRDY_O => SRDY_O_rom,