jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- partially fixed DCM nightmare

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1178 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2015-05-23 11:32:09 +00:00
parent 811eb68146
commit bcb0678984
2 changed files with 6 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/mips_sys/ise101/mips_sys/project/mips_sys.ucf
+4 -2
View File
@@ -46,8 +46,10 @@ NET "RST_O" TIG;
# Locate DCM/BUFG - Tools can probably figure them out automatically
# but just LOC them down to be safe
#INST inst_clockgen/inst_DCM_BASE_0 LOC = DCM_ADV_X0Y4;
#INST inst_clockgen/inst_DCM_BASE_1 LOC = DCM_ADV_X0Y3;
INST "inst_clockgen_cpu/inst_DCM_FX" LOC = DCM_ADV_X0Y2;
INST "inst_clockgen_vga/inst_DCM_FX" LOC = DCM_ADV_X0Y1;
INST "*/inst_sdram_clk/inst_DCM_BASE_0" LOC = DCM_ADV_X0Y6;
INST "*/inst_sdram_clk/inst_DCM_BASE_1" LOC = DCM_ADV_X0Y7;
# ---------------------------------------------------------------------------------
# Floor planning
projects/mips_sys/src/mips_sys.vhd
+2 -2
View File
@@ -921,7 +921,7 @@ inst_clockgen_cpu : entity work.clockgen
clk_out => CLK_O
);
inst_clocken_vga : entity work.clockgen
inst_clockgen_vga : entity work.clockgen
GENERIC MAP
(
clk_in_freq => sys_freq_in,
@@ -949,7 +949,7 @@ inst_sdram_ctrl_frontend_wb : entity work.sdram_ctrl_frontend64_wb
RST_I => RST_O,
CLK_I => CLK_O,
SDRAM_CLK_I => sys_clk_in,
SDRAM_CLK_I => CLK_O,
SDRAM_CLK_FB_I => sys_sdr_clk_fb,
CYC_I => CYC_I_sdram,