jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- fixed uart sim

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1371 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2017-01-18 22:25:53 +00:00
parent 087210ce5c
commit 9e5fa1c972
2 changed files with 6 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CPUs/MIPS/sim/tb_mips_top.fdo
+2 -2
View File
@@ -31,8 +31,8 @@ vcom -explicit -93 "../../../misc/async_port_wb.vhd"
vcom -explicit -93 "../src/async_defs.vhd"
# ROM
#vcom -explicit -93 "Z:/work/repos/mips/src/bootloader/test.ROM.vhd"
#vcom -explicit -93 "Z:/work/repos/mips/src/bootloader/bootloader_flash.ROM.vhd"
#vcom -explicit -93 "Z:/work/repos/mips/src/bootloader/build/ml402/eb/bootloader.elf.ROM.vhd"
#vcom -explicit -93 "Z:/work/repos/mips/src/bootloader/build/denano/eb/bootloader.elf.ROM.vhd"
vcom -explicit -93 "../src/bootloader_flash.ROM.vhd"
vcom -explicit -93 "../../../misc/rom_wb.vhd"
lib/uart/uart_sim.vhd
+4
View File
@@ -9,6 +9,10 @@ use std.textio.all; -- Imports the standard textio package.
------------------------------------------------------------------------------------
ENTITY uart IS
Generic
(
fifo_depth_bits : integer := 4
);
Port
(
clk : in STD_LOGIC;