jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Minor changes to satisfy timing

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@18 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2008-09-20 22:16:55 +00:00
parent 7756d5c412
commit 38291789bf
1 changed files with 15 additions and 13 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CPUs/MIPS/src/core/mips_pipeline.vhd
+5 -3
View File
@@ -309,9 +309,10 @@ proc_stage_pc_next:
branch_ce <= '0'; branch_ce <= '0';
cop_ctrl.exc_left <= '0'; cop_ctrl.exc_left <= '0';
if rst = '1' then if rst = '1' then
pc.nxt <= RESET_VECTOR; pc.nxt <= pc.curr;
pc.last <= RESET_VECTOR; pc.last <= pc.curr;
elsif cop_stat.exc_commit = '1' then else
if cop_stat.exc_commit = '1' then
pc.nxt <= cop_stat.exc_vec; pc.nxt <= cop_stat.exc_vec;
elsif sdu.ID_stall = '0' then elsif sdu.ID_stall = '0' then
cop_ctrl.exc_left <= cop_stat.exc_exit; cop_ctrl.exc_left <= cop_stat.exc_exit;
@@ -326,6 +327,7 @@ proc_stage_pc_next:
end if; end if;
end if; end if;
end if; end if;
end if;
end process; end process;
proc_stage_branch: proc_stage_branch: