jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- fixed missing CE at yout

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@205 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2009-01-05 09:32:43 +00:00
parent 9832fbfac9
commit 245c01ad45
1 changed files with 4 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/filter/src/fir_stage_sys.vhd
+2
View File
@@ -138,9 +138,11 @@ begin
variable yout : sfixed(shi(nbits_out, nbits_out_frac) downto slo(nbits_out, nbits_out_frac)); variable yout : sfixed(shi(nbits_out, nbits_out_frac) downto slo(nbits_out, nbits_out_frac));
begin begin
if rising_edge(clk) then if rising_edge(clk) then
if ce = '1' then
yout := resize(yin + prod, yout, fixed_wrap, fixed_truncate); yout := resize(yin + prod, yout, fixed_wrap, fixed_truncate);
y_out <= yout; y_out <= yout;
end if; end if;
end if;
end process; end process;
------------------------------------------------------------ ------------------------------------------------------------