jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- minor changes (bug)

Browse Source 
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@476 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2009-05-08 21:48:31 +00:00
parent 9794a67ba6
commit 1884f3158c
1 changed files with 1 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CPUs/MIPS/src/core/mips_cop.vhd
+1 -4
View File
@@ -80,7 +80,6 @@ architecture Behavioral of cop is
signal reg_rptr : reg_ptr_t;
signal reg_wptr : reg_ptr_t;
signal inject_exc : STD_LOGIC;
signal inject_rst : STD_LOGIC;
type cop_pipe_t is record
opc : opcode_t;
@@ -130,7 +129,7 @@ begin
cop_pipe_ID.RFE <= cop_pipe_ID.cs when (cop_pipe_ID.CO = '1' and cop_pipe_ID.func = "010000") else '0';
ctrl_out.EB <= EB_reg xor (status(25) and status(1));
ctrl_out.user_mode <= status(1);
ctrl_out.exc_inject <= inject_exc or inject_rst;
ctrl_out.exc_inject <= inject_exc or rst;
cop_pipe_ID.reg_ptr <= cop_pipe_ID.rd when cop_pipe_ID.opc = "010000" else cop_pipe_ID.rt;
im <= status(15 downto 8);
@@ -352,10 +351,8 @@ cop_exc_vector:
begin
if rising_edge(clk) then
if rst = '1' then
inject_rst <= '1';
ctrl_out.exc_vec <= X"BFC00000";
else
inject_rst <= '0';
ctrl_out.exc_vec <= X"80000080";
if status(22) = '1' then
ctrl_out.exc_vec <= X"BFC00180";