jens
d61b3c2e0c
git-svn-id: http://moon:8086/svn/vhdl/trunk@1416 cc03376c-175c-47c8-b038-4cd826a8556b
5 lines
198 B
Plaintext
5 lines
198 B
Plaintext
-- ProjNav VHDL simulation template: testbench.udo
|
|
-- You may edit this file after the line that starts with
|
|
-- '-- START' to customize your simulation
|
|
-- START user-defined simulation commands
|