jens ef273a188a - fixed assigning SRC ...

git-svn-id: http://moon:8086/svn/vhdl/trunk@1542 cc03376c-175c-47c8-b038-4cd826a8556b

2021-03-28 10:35:35 +00:00

Common

- refactored

2021-03-28 10:27:33 +00:00

lib

- fixed assigning SRC

2021-03-28 10:35:35 +00:00

make

- refactored

2021-03-28 10:27:33 +00:00

projects

- fixed xst file

2021-03-26 09:55:31 +00:00

Makefile

- added run_wave target

2021-03-24 13:07:29 +00:00

S

Description

No description provided

23 MiB

Languages

VHDL 90.1%

Verilog 4.2%

Tcl 2.5%

SystemVerilog 0.8%

IGOR Pro 0.5%

Other 1.5%