jens d908ae0e9e - SDRAM can now operate at different speed than BUS clock ...

- separated bus-clock (sys_clk) and SDRAM-clocks
  - added async. FIFOs for clock domain separation
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@578 cc03376c-175c-47c8-b038-4cd826a8556b

2009-11-03 20:42:27 +00:00

Common

- Intital revision

2008-10-26 23:52:49 +00:00

lib

- SDRAM can now operate at different speed than BUS clock

2009-11-03 20:42:27 +00:00

projects/mips_sys

Initial version

2009-11-03 12:59:40 +00:00

S

Description

No description provided

23 MiB

Languages

VHDL 90.1%

Verilog 4.2%

Tcl 2.5%

SystemVerilog 0.8%

IGOR Pro 0.5%

Other 1.5%