jens ba98d8e13e - added SDRAM model ...

git-svn-id: http://moon:8086/svn/vhdl/trunk@1152 cc03376c-175c-47c8-b038-4cd826a8556b

2015-05-22 06:16:03 +00:00

Common

- added unisim sources

2015-05-20 05:48:08 +00:00

lib

- added SDRAM model

2015-05-22 06:16:03 +00:00

projects/mips_sys

- pull bootloader from mips software build

2015-05-22 06:03:51 +00:00

S

Description

No description provided

23 MiB

Languages

VHDL 90.1%

Verilog 4.2%

Tcl 2.5%

SystemVerilog 0.8%

IGOR Pro 0.5%

Other 1.5%