jens 5e1f2c0642 - added Makefile which calls all *.make ...

- fixed paths after refactoring


git-svn-id: http://moon:8086/svn/vhdl/trunk@1513 cc03376c-175c-47c8-b038-4cd826a8556b

2021-03-24 12:53:51 +00:00

Common

- added ghdl make for unisim

2021-03-23 21:19:25 +00:00

lib

- added Makefile which calls all *.make

2021-03-24 12:53:51 +00:00

projects

- fixed ghdl.mk

2021-03-21 18:16:11 +00:00

Makefile

- added Makefile which calls all *.make

2021-03-24 12:53:51 +00:00

S

Description

No description provided

23 MiB

Languages

VHDL 90.1%

Verilog 4.2%

Tcl 2.5%

SystemVerilog 0.8%

IGOR Pro 0.5%

Other 1.5%