jens 5d7fed1259 - removed force-TX-IRQ and TX-IRQ acknowledge ...

- TX-IRQ is always asserted if tx-FIFO is empty and tx-inten is active.
  If TX-INT is not desired, it has to be switched off manually by TX-Inten.

Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@532 cc03376c-175c-47c8-b038-4cd826a8556b

2009-10-24 20:27:57 +00:00

Common

- Intital revision

2008-10-26 23:52:49 +00:00

lib

- removed force-TX-IRQ and TX-IRQ acknowledge

2009-10-24 20:27:57 +00:00

projects/mips_sys

- added addtional UART (4 UARTS in total)

2009-10-14 21:33:41 +00:00

S

Description

No description provided

23 MiB

Languages

VHDL 90.1%

Verilog 4.2%

Tcl 2.5%

SystemVerilog 0.8%

IGOR Pro 0.5%

Other 1.5%