jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
1,641 Commits 7 Branches 23 Tags
55ac1b23c6371a0b1bbc72067b44c795b59af843
T
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
jens 55ac1b23c6 Updated bootloader.dis
2022-09-08 12:11:39 +02:00
Common
Added genwopt target
2022-09-08 11:15:29 +02:00
lib
Updated bootloader.dis
2022-09-08 12:11:39 +02:00
projects
- compile clean with Intel Quartus Prime Lite 21
2022-08-07 14:26:12 +02:00
defs.mk
Moved defs.mk
2022-09-08 08:57:26 +02:00
Makefile
- refactored ISE makefiles
2021-03-29 12:49:42 +00:00
S
Description
No description provided
23 MiB
Languages
VHDL 90.2%
Verilog 4.2%
Tcl 2.5%
SystemVerilog 0.9%
IGOR Pro 0.5%
Other 1.3%