jens 4bf6b28c71 - removed 'reg_rd' which is fed into pipeline. ...

if cop is read is now implemented into instruction decoder
- simplified use of stall signals
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@398 cc03376c-175c-47c8-b038-4cd826a8556b

2009-03-17 09:35:39 +00:00

Common

- Intital revision

2008-10-26 23:52:49 +00:00

lib

- removed 'reg_rd' which is fed into pipeline.

2009-03-17 09:35:39 +00:00

projects/mips_sys

- FLASH alias at 0x00000000

2009-03-14 16:38:07 +00:00

S

Description

No description provided

23 MiB

Languages

VHDL 90.1%

Verilog 4.2%

Tcl 2.5%

SystemVerilog 0.8%

IGOR Pro 0.5%

Other 1.5%