262d045890ef7f2c6156c72fec0957c345a4d7d5
- fixed RX incorrect behavior with BAUD_DIV > 1 - added baud rate generator to TB - added TB with TX and RX git-svn-id: http://moon:8086/svn/vhdl/trunk@1343 cc03376c-175c-47c8-b038-4cd826a8556b
Description
No description provided
23 MiB
Languages
VHDL
90.1%
Verilog
4.2%
Tcl
2.5%
SystemVerilog
0.8%
IGOR Pro
0.5%
Other
1.5%