jens 080e286b1c - fixed valid_out signal for gain_corr=disabled ...

git-svn-id: http://moon:8086/svn/vhdl/trunk@142 cc03376c-175c-47c8-b038-4cd826a8556b

2008-12-21 16:39:05 +00:00

Common

- Intital revision

2008-10-26 23:52:49 +00:00

lib

- fixed valid_out signal for gain_corr=disabled

2008-12-21 16:39:05 +00:00

projects/mips_sys

- added AC-97 controller

2008-11-01 21:52:59 +00:00

S

Description

No description provided

23 MiB

Languages

VHDL 90.1%

Verilog 4.2%

Tcl 2.5%

SystemVerilog 0.8%

IGOR Pro 0.5%

Other 1.5%