Logo
Explore Help
Register Sign In
jens/vhdl
Watch 1
Star 0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
Files
master
vhdl/lib/VGA_ctrl
T
History
jens 96280bb78a Reafctored defs.mk
2022-09-08 09:10:32 +02:00
..
ghdl
Reafctored defs.mk
2022-09-08 09:10:32 +02:00
sim
- refactored
2021-03-28 14:56:00 +00:00
src
- added extra register for bus master fifos
2021-03-31 12:07:35 +00:00
todo.txt
update
2009-11-25 08:21:36 +00:00
Powered by Gitea Version: 1.27.0 Page: 400ms Template: 33ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API