jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- added blitter completion interrupt

Browse Source 
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@675 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2009-11-22 16:25:00 +00:00
parent 01739e1519
commit f8c39b3cd4
1 changed files with 3 additions and 4 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/VGA_ctrl/src/vga_frontend64.vhd
+3 -4
View File
@@ -233,7 +233,8 @@ proc_bufchg_irq:
elsif bufchg = '1' then elsif bufchg = '1' then
bufchg_flag <= '1'; bufchg_flag <= '1';
end if; end if;
INT_O <= bufchg_flag and bufchg_irq_en; INT_O <= (bufchg_flag and bufchg_irq_en)
or (blit_complete and blit_complete_inten);
end if; end if;
end process; end process;
@@ -257,9 +258,7 @@ proc_blit_complete_flag:
process(CLK_I) process(CLK_I)
begin begin
if rising_edge(CLK_I) then if rising_edge(CLK_I) then
if RST_I = '1' then if pixel_cnt_rst = '1' or blit_request_set = '1' or blit_complete_ack = '1' then
blit_complete <= '0';
elsif blit_complete_ack = '1' then
blit_complete <= '0'; blit_complete <= '0';
elsif blit_dst_finish = '1' and blitfifo_empty = '1' then elsif blit_dst_finish = '1' and blitfifo_empty = '1' then
blit_complete <= '1'; blit_complete <= '1';