jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

[BB-FIFO]

Browse Source 
- improved TB

git-svn-id: http://moon:8086/svn/vhdl/trunk@1369 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2017-01-15 12:14:40 +00:00
parent 76c81bff41
commit ee807ecdc8
3 changed files with 37 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/misc/tb_bbfifo.vhd
+34 -2
View File
@@ -76,13 +76,20 @@ CLK_GEN: process
RE_GEN: process
begin
wait for 2*CLK_PERIOD;
wait until rising_edge(clk) and dout_vld = '1';
wait until rising_edge(clk);
re <= '1';
dout_reg <= dout;
wait until rising_edge(clk);
re <= '0';
end process;
PROC_DOUT_REG: process
begin
wait until rising_edge(clk);
if re = '1' and dout_vld = '1' then
dout_reg <= dout;
end if;
end process;
------------------------------------------------------------------------------------------
STIMULUS: process
@@ -133,7 +140,32 @@ STIMULUS: process
din <= din + 1;
wait until rising_edge(clk) and full = '0';
we <= '0';
wait for 30*CLK_PERIOD;
wait until rising_edge(clk) and full = '0';
we <= '1';
din <= din + 1;
wait until rising_edge(clk) and full = '0';
we <= '1';
din <= din + 1;
wait until rising_edge(clk) and full = '0';
we <= '1';
din <= din + 1;
wait until rising_edge(clk) and full = '0';
we <= '1';
din <= din + 1;
wait until rising_edge(clk) and full = '0';
we <= '1';
din <= din + 1;
wait until rising_edge(clk) and full = '0';
we <= '1';
din <= din + 1;
wait until rising_edge(clk) and full = '0';
we <= '1';
din <= din + 1;
wait until rising_edge(clk) and full = '0';
we <= '0';
wait;