jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- fixed mips_sys after refactoring

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1562 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2021-03-28 18:02:48 +00:00
parent 3803aa154c
commit dda7811902
4 changed files with 10 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/mips_sys/ghdl/tb_mips_sys.make
+2 -2
View File
@@ -38,7 +38,7 @@ SRCS += $(LIB_PATH)/VGA_ctrl/src/char_gen.vhd
SRCS += $(LIB_PATH)/VGA_ctrl/src/vga_sync.vhd
SRCS += $(LIB_PATH)/VGA_ctrl/src/vga_timing.vhd
SRCS += $(LIB_PATH)/VGA_ctrl/src/vga_backend.vhd
SRCS += $(LIB_PATH)/VGA_ctrl/src/vga_frontend64.vhd
SRCS += $(LIB_PATH)/VGA_ctrl/src/vga_frontend_jb64.vhd
# UART
SRCS += $(LIB_PATH)/uart/src/uart_types.vhd
@@ -99,7 +99,7 @@ TARGET := tb_mips_sys
ENTITY = tb_mips_sys
RUN_TIME := 10ms
GHDL_OPTS := -P$(ROOT_PATH)/Common/sim/build/unisim/unisim -fsynopsys -fexplicit
GHDL_OPTS := -P$(VHDL_HOME)/Common/sim/build/unisim/unisim -fsynopsys -fexplicit
include $(VHDL_HOME)/make/ghdl.mk