jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- Uses decimating CFIR (decimate by 2)

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@226 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2009-01-11 15:44:07 +00:00
parent 7649b3fff0
commit bce7ba16b7
2 changed files with 59 additions and 36 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/radio/ddc/src/tb_ddc.vhd
+9 -9
View File
@@ -31,13 +31,13 @@ ENTITY tb_ddc IS
(
nbits_in : integer := 16;
nbits_in_frac : integer := 14;
nbits_out : integer := 24;
nbits_out_frac : integer := 22;
nbits_out : integer := 32;
nbits_out_frac : integer := 30;
lo_nbits_phase : integer := 20;
lo_nbits_freq : integer := 20;
cic_nstages : integer := 3;
cic_ratio : integer := 50;
cic_scale_nbits : integer := 16;
cic_nstages : integer := 5;
cic_ratio : integer := 25;
cic_scale_nbits : integer := 22;
rfgen_nbits_phase : integer := 20;
rfgen_nbits_freq : integer := 20
);
@@ -109,10 +109,10 @@ ARCHITECTURE behavior OF tb_ddc IS
--Constants
constant fa : REAL := 100.0E6;
constant frf1 : REAL := 1.99E6;
constant frf2 : REAL := 1.00E6;
constant frf3 : REAL := 1.01E6;
constant flo : REAL := 1.00E6;
constant frf1 : REAL := 33.99E6;
constant frf2 : REAL := 2.1E6;
constant frf3 : REAL := 19.01E6;
constant flo : REAL := 2.00E6;
constant PERIOD : time := 10 ns;
SIGNAL rfgen1_freq_word : integer := integer(frf1/fa*2.0**rfgen_nbits_freq);