jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- Intital revision

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@130 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2008-10-26 23:52:49 +00:00
parent a14c98c05f
commit ba2d02d4e6
4 changed files with 691 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Common/sim/compile_simprim.do
+8
View File
@@ -0,0 +1,8 @@
vlib simprim
set XILINX C:/Programme/Xilinx101/ISE
vcom -93 -work simprim $XILINX/vhdl/src/simprims/simprim_Vcomponents_mti.vhd
vcom -93 -work simprim $XILINX/vhdl/src/simprims/simprim_Vpackage_mti.vhd
vcom -93 -work simprim $XILINX/vhdl/src/simprims/simprim_SMODEL_mti.vhd
vcom -93 -work simprim $XILINX/vhdl/src/simprims/simprim_VITAL_mti.vhd