jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- made time specs in SDRAM_config independent of SDRAM clock

Browse Source 
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@718 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2010-02-07 12:54:24 +00:00
parent 010edebc97
commit b8a69d571a
4 changed files with 23 additions and 21 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/mips_sys/src/mips_sys.vhd
+3 -2
View File
@@ -846,7 +846,7 @@ inst_uart_wb_1 : uart_wb
inst_clockgen : entity work.clockgen inst_clockgen : entity work.clockgen
GENERIC MAP GENERIC MAP
( (
clk_in_freq_hz => 100E6, clk_in_freq_hz => sys_freq,
vga_clk_out_freq_hz => tsvga.f_pxl_clk, vga_clk_out_freq_hz => tsvga.f_pxl_clk,
sdr_clk0_out_phaseshift => 0, sdr_clk0_out_phaseshift => 0,
sdr_clk1_out_phaseshift => 0 sdr_clk1_out_phaseshift => 0
@@ -871,7 +871,8 @@ inst_sdram_ctrl_frontend_wb : entity work.sdram_ctrl_frontend64_wb
GENERIC MAP GENERIC MAP
( (
BL => BURST_LEN, BL => BURST_LEN,
f_sysclk => ddr_frequency_hz, f_sysclk_hz => sys_freq,
f_sdrclk_hz => ddr_frequency_hz,
fifo_depth => 5 fifo_depth => 5
) )
PORT MAP PORT MAP
projects/mips_sys/src/mips_sys_sim.vhd
+2 -1
View File
@@ -996,7 +996,8 @@ inst_sdram_ctrl_frontend_wb : entity work.sdram_ctrl_frontend64_wb
GENERIC MAP GENERIC MAP
( (
BL => BURST_LEN, BL => BURST_LEN,
f_sysclk => ddr_frequency_hz, f_sysclk_hz => ddr_frequency_hz,
f_sdrclk_hz => sys_freq,
fifo_depth => 5 fifo_depth => 5
) )
PORT MAP PORT MAP
projects/mips_sys/src/sdram_config.vhd
+8 -8
View File
@@ -54,18 +54,18 @@ package sdram_config is
-- DDR-SDR TIMING constants ------------------------------------------------------------------ -- DDR-SDR TIMING constants ------------------------------------------------------------------
-- After REFRESH_CLOCKS a refresh cycle is necessary, 64ms / 8192 = max every 7.8125 us refesh -- After REFRESH_CLOCKS a refresh cycle is necessary, 64ms / 8192 = max every 7.8125 us refesh
constant REFRESH_INTERVAL : real := 7.8125; -- us constant REFRESH_INTERVAL : real := 7.8125E-6; -- [s]
-- These values are for your SDRAM part (see datasheet) -- These values are for your SDRAM part (see datasheet)
constant TCAS : positive := 2; -- CAS latency [clocks] constant TCAS : positive := 2; -- CAS latency [clocks]
constant TRP : positive := 2; -- precharge command period constant TRP : real := 20.0E-9; -- precharge command period [s]
constant TRAS : positive := 5; -- active to precharge delay constant TRAS : real := 45.0E-9; -- active to precharge delay [s]
constant TRFC : positive := 8; -- auto refresh command period constant TRFC : real := 75.0E-9; -- auto refresh command period [s]
constant TMRD : positive := 2; -- load mode register command cylce time constant TMRD : positive := 2; -- load mode register command cylce time [clocks]
constant TRCD : positive := 2; -- active to read or write delay ! constant TRCD : real := 20.0E-9; -- active to read or write delay [s]
constant TWR : positive := 2; -- write recovery time constant TWR : real := 15.0E-9; -- write recovery time [s]
constant PWR_UP_WAIT : natural := 222; -- µs constant PWR_UP_WAIT : real := 220.0E-6; -- [s]
subtype user_tag_t is unsigned(3 downto 0); subtype user_tag_t is unsigned(3 downto 0);
projects/mips_sys/src/sdram_config_sim.vhd
+8 -8
View File
@@ -54,18 +54,18 @@ package sdram_config is
-- DDR-SDR TIMING constants ------------------------------------------------------------------ -- DDR-SDR TIMING constants ------------------------------------------------------------------
-- After REFRESH_CLOCKS a refresh cycle is necessary, 64ms / 8192 = max every 7.8125 us refesh -- After REFRESH_CLOCKS a refresh cycle is necessary, 64ms / 8192 = max every 7.8125 us refesh
constant REFRESH_INTERVAL : real := 7.8125; -- us constant REFRESH_INTERVAL : real := 7.8125E-6; -- [s]
-- These values are for your SDRAM part (see datasheet) -- These values are for your SDRAM part (see datasheet)
constant TCAS : positive := 2; -- CAS latency [clocks] constant TCAS : positive := 2; -- CAS latency [clocks]
constant TRP : positive := 2; -- precharge command period constant TRP : real := 20.0E-9; -- precharge command period [s]
constant TRAS : positive := 5; -- active to precharge delay constant TRAS : real := 45.0E-9; -- active to precharge delay [s]
constant TRFC : positive := 8; -- auto refresh command period constant TRFC : real := 75.0E-9; -- auto refresh command period [s]
constant TMRD : positive := 2; -- load mode register command cylce time constant TMRD : positive := 2; -- load mode register command cylce time [clocks]
constant TRCD : positive := 2; -- active to read or write delay ! constant TRCD : real := 20.0E-9; -- active to read or write delay [s]
constant TWR : positive := 2; -- write recovery time constant TWR : real := 15.0E-9; -- write recovery time [s]
constant PWR_UP_WAIT : natural := 22; -- µs constant PWR_UP_WAIT : real := 22.0E-6; -- [s]
subtype user_tag_t is unsigned(3 downto 0); subtype user_tag_t is unsigned(3 downto 0);