jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- fixed cmd reg latching

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1284 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2015-06-04 15:30:09 +00:00
parent 84953b98b9
commit 97543c8bbd
3 changed files with 25 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/spi/src/spi_master.vhd
+4 -3
View File
@@ -61,14 +61,13 @@ ARCHITECTURE behavior OF spi_master IS
signal cat_fifo_dout : unsigned(SIZEOF_CMD-1 downto 0);
signal cat_fifo_full : std_logic;
signal cat_fifo_empty : std_logic;
signal cat_fifo_re : std_logic;
signal write_fifo_din : unsigned(word_width-1 downto 0);
signal write_fifo_dout : unsigned(word_width-1 downto 0);
signal write_fifo_full : std_logic;
signal write_fifo_empty : std_logic;
signal read_fifo_din : unsigned(word_width-1 downto 0);
signal read_fifo_dout : unsigned(word_width-1 downto 0);
signal read_fifo_full : std_logic;
signal read_fifo_empty : std_logic;
signal read_fifo_we : std_logic;
@@ -121,7 +120,7 @@ begin
clk_w => clk,
clk_r => spi_clk,
we => cmd_vld,
re => xfer_start_en,
re => cat_fifo_re,
fifo_full => cat_fifo_full,
fifo_empty => cat_fifo_empty,
fifo_afull => open,
@@ -271,6 +270,7 @@ begin
din_rdy <= not write_fifo_full;
slv_enable <= '1';
read_fifo_we <= '0';
cat_fifo_re <= '0';
case state is
@@ -311,6 +311,7 @@ begin
when finish =>
read_fifo_we <= rx_enable;
cat_fifo_re <= '1';
state_next <= idle;
when others =>