jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- removed register output latch (latch introduced global clock buffer, which is deprecated)

Browse Source 
- CPU is configured as BIG-endian
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@474 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2009-05-06 21:35:03 +00:00
parent f046307aa9
commit 6f74cd1662
1 changed files with 5 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CPUs/MIPS/src/tb_mips_top.vhd
+5 -6
View File
@@ -46,7 +46,7 @@ ARCHITECTURE behavior OF tb_mips_top IS
-- Master -- Master
signal rst : STD_LOGIC := '1'; signal rst : STD_LOGIC := '1';
signal clk : STD_LOGIC := '0'; signal clk : STD_LOGIC := '0';
signal eb : STD_LOGIC := '0'; signal eb : STD_LOGIC := '1';
signal ACK_I : STD_LOGIC := '0'; signal ACK_I : STD_LOGIC := '0';
signal SRDY_I : STD_LOGIC := '0'; signal SRDY_I : STD_LOGIC := '0';
signal ADDR_O : unsigned(31 downto 0); signal ADDR_O : unsigned(31 downto 0);
@@ -103,7 +103,7 @@ ARCHITECTURE behavior OF tb_mips_top IS
signal gpi1 : unsigned(31 downto 0) := (others => '0'); signal gpi1 : unsigned(31 downto 0) := (others => '0');
signal int_timer : std_logic; signal int_timer : std_logic;
signal int_uart_rx : std_logic; signal int_uart : std_logic;
signal rx : std_logic := '1'; signal rx : std_logic := '1';
signal tx : std_logic; signal tx : std_logic;
@@ -216,7 +216,7 @@ uut: entity work.mips_top
MRDY_O => MRDY_O, MRDY_O => MRDY_O,
INT => INT INT => INT
); );
INT(1) <= int_uart_rx; INT(1) <= int_uart;
INT(5) <= int_timer; INT(5) <= int_timer;
inst_rom : entity work.rom_wb inst_rom : entity work.rom_wb
@@ -333,8 +333,7 @@ inst_uart : entity work.uart_wb
ADDR_I => ADDR_O, ADDR_I => ADDR_O,
DAT_I => DAT_O, DAT_I => DAT_O,
DAT_O => DAT_O_uart, DAT_O => DAT_O_uart,
INT_RX_O => int_uart_rx, INT_O => int_uart,
INT_TX_O => open,
ser_rx => rx, ser_rx => rx,
ser_tx => tx ser_tx => tx
); );
@@ -387,7 +386,7 @@ SRAM_WRITE:
FLASH_READ: FLASH_READ:
process(rst, flash_cs_n, flash_oe_n, flash_a) process(rst, flash_cs_n, flash_oe_n, flash_a)
type file_t is file of integer; type file_t is file of integer;
file load_flash : file_t open read_mode is "test_endianess.flash.bin"; file load_flash : file_t open read_mode is "hello.flash.bin";
variable instr : integer; variable instr : integer;
variable index : natural; variable index : natural;
variable temp : signed(31 downto 0); variable temp : signed(31 downto 0);