jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- set TX-half full (S/W depends on it)

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1250 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2015-05-27 19:05:25 +00:00
parent b0c03c4449
commit 6a777f0b86
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/uart/uart_wb.vhd
+1 -1
View File
@@ -145,7 +145,7 @@ irq_register:
end if;
end process;
uart_status_port <= "000000" & irq_rx & irq_tx & '0' & rx_int_en & tx_int_en & status.rx_present & '0' & '0' & status.tx_full & '0' ;
uart_status_port <= "000000" & irq_rx & irq_tx & '0' & rx_int_en & tx_int_en & status.rx_present & '0' & '0' & status.tx_full & status.tx_full;
INT_O <= irq_rx or irq_tx;