jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

[VGA]

Browse Source 
- fixes due to dpram changes


git-svn-id: http://moon:8086/svn/vhdl/trunk@1118 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2015-05-17 19:10:49 +00:00
parent 06d9c0115c
commit 69a2ee32a1
3 changed files with 5 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/VGA_ctrl/sim/tb_vga_frontend.fdo
+2
View File
@@ -1,6 +1,8 @@
## NOTE: Do not edit this file. ## NOTE: Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Thu Jul 06 20:49:07 Westeuropäische Sommerzeit 2006 ## Autogenerated by ProjNav (creatfdo.tcl) on Thu Jul 06 20:49:07 Westeuropäische Sommerzeit 2006
## ##
if {[file exists work]} {vdel -lib work -all}
vlib work vlib work
vcom -explicit -93 "../../misc/utils_pkg.vhd" vcom -explicit -93 "../../misc/utils_pkg.vhd"
vcom -explicit -93 "../../rams/dpram_1w1r2c_ra_sim.vhd" vcom -explicit -93 "../../rams/dpram_1w1r2c_ra_sim.vhd"
lib/VGA_ctrl/sim/tb_vga_frontend64.fdo
+2
View File
@@ -1,6 +1,8 @@
## NOTE: Do not edit this file. ## NOTE: Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Thu Jul 06 20:49:07 Westeuropäische Sommerzeit 2006 ## Autogenerated by ProjNav (creatfdo.tcl) on Thu Jul 06 20:49:07 Westeuropäische Sommerzeit 2006
## ##
if {[file exists work]} {vdel -lib work -all}
vlib work vlib work
vcom -explicit -93 "../../misc/utils_pkg.vhd" vcom -explicit -93 "../../misc/utils_pkg.vhd"
vcom -explicit -93 "../../rams/dpram_1w1r2c_ra_sim.vhd" vcom -explicit -93 "../../rams/dpram_1w1r2c_ra_sim.vhd"
lib/VGA_ctrl/src/char_gen.vhd
+1 -2
View File
@@ -222,9 +222,8 @@ begin
PORT MAP( PORT MAP(
clk_a => sys_clk, clk_a => sys_clk,
clk_b => vga_clk, clk_b => vga_clk,
en_a => '1',
en_b => '1',
we_a => a_ram_we, we_a => a_ram_we,
re_b => '1',
addr_a => a_addr_wr, addr_a => a_addr_wr,
addr_b => a_addr_rd, addr_b => a_addr_rd,
din_a => a_data_wr, din_a => a_data_wr,