jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- fixed synth project after fifo refactoring

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1613 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2021-03-31 09:55:49 +00:00
parent fc50f1f9d3
commit 556dc410f5
2 changed files with 6 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CPUs/MIPS/syn/ise101/project/mips_top.prj
+3
View File
@@ -1,9 +1,12 @@
vhdl work "../../../../rams/xilinx/src/dpram_1w1r2c_ra.vhd"
vhdl work "../../../../FIFO/src/fifo_ctrl_pkg.vhd"
vhdl work "../../../../FIFO/src/fifo_sync_ctrl.vhd"
vhdl work "../../../../FIFO/src/reg_stage.vhd"
vhdl work "../../../../FIFO/src/fifo_sync_stage.vhd"
vhdl work "../../../../FIFO/src/fifo_sync.vhd"
vhdl work "../../../../FIFO/src/gray_counter.vhd"
vhdl work "../../../../FIFO/src/fifo_async_ctrl.vhd"
vhdl work "../../../../FIFO/src/fifo_async_stage.vhd"
vhdl work "../../../../FIFO/src/fifo_async.vhd"
vhdl work "../../../../rams/xilinx/src/dpram_2w2r2c_ra.vhd"
vhdl work "../../../../CPUs/MIPS/src/core/mips_types.vhd"