jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- added

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1422 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2021-03-21 11:25:09 +00:00
parent 55ee041c08
commit 5309734167
38 changed files with 2965 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
projects/ps2if/syn/ise/project/parity_bitser.stx
+22
View File
@@ -0,0 +1,22 @@
Release 7.1.03i - xst H.41
Copyright (c) 1995-2005 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.48 s | Elapsed : 0.00 / 0.00 s
-->
=========================================================================
* HDL Compilation *
=========================================================================
Compiling vhdl file "E:/work/XilinxISE/ps2if/parity_bitser.vhd" in Library work.
Entity <parity_bitser> compiled.
Entity <parity_bitser> (Architecture <behavioral>) compiled.
CPU : 0.06 / 0.55 s | Elapsed : 0.00 / 0.00 s
-->
Total memory usage is 66268 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings : 0 ( 0 filtered)
Number of infos : 0 ( 0 filtered)