jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- added new FIFO generics

Browse Source 
Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@750 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2010-02-12 09:52:36 +00:00
parent 651cd11ec0
commit 3c3b5e76a7
1 changed files with 9 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/FIFO/src/tb_fifo_async.vhd
+9 -6
View File
@@ -38,7 +38,7 @@ ARCHITECTURE behavior OF tb_fifo_async IS
--Constants --Constants
constant PERIOD_W : time := 10 ns; constant PERIOD_W : time := 10 ns;
constant PERIOD_R : time := 22.1 ns; constant PERIOD_R : time := 7.5 ns;
constant ADDR_WIDTH : integer := 3; constant ADDR_WIDTH : integer := 3;
constant DATA_WIDTH : integer := 8; constant DATA_WIDTH : integer := 8;
@@ -71,7 +71,10 @@ BEGIN
addr_width => ADDR_WIDTH, addr_width => ADDR_WIDTH,
data_width => DATA_WIDTH, data_width => DATA_WIDTH,
almost_full_thresh => 6, almost_full_thresh => 6,
almost_empty_thresh => 2 almost_empty_thresh => 2,
allow_full_writes => false,
allow_empty_reads => false,
do_last_read_update => false
) )
PORT MAP PORT MAP
( (
@@ -188,7 +191,7 @@ BEGIN
END PROCESS; END PROCESS;
we <= write_en and not fifo_full; we <= write_en;
tb_w : PROCESS(rst, clk_w) tb_w : PROCESS(rst, clk_w)
BEGIN BEGIN
@@ -196,14 +199,14 @@ BEGIN
if rst = '1' then if rst = '1' then
din <= (others => '0'); din <= (others => '0');
elsif rising_edge(clk_w) then elsif rising_edge(clk_w) then
if we = '1' then if we = '1' and fifo_full = '0' then
din <= din + 1; din <= din + 1;
end if; end if;
end if; end if;
END PROCESS; END PROCESS;
re <= read_en and not fifo_empty; re <= read_en;
tb_r : PROCESS(rst, clk_r) tb_r : PROCESS(rst, clk_r)
BEGIN BEGIN
@@ -211,7 +214,7 @@ BEGIN
if rst = '1' then if rst = '1' then
ref_r <= (others => '0'); ref_r <= (others => '0');
elsif rising_edge(clk_r) then elsif rising_edge(clk_r) then
if re = '1' then if re = '1' and fifo_empty = '0' then
assert ref_r = dout report "FIFO read error!" severity failure; assert ref_r = dout report "FIFO read error!" severity failure;
ref_r <= ref_r + 1; ref_r <= ref_r + 1;
end if; end if;