jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- interface change to rams

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1111 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2015-05-17 17:24:05 +00:00
parent 5e38a6ff43
commit 228e893904
19 changed files with 201 additions and 291 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/FIFO/src/fifo_sync.vhd
+6 -7
View File
@@ -44,8 +44,8 @@ entity fifo_sync is
(
rst : in STD_LOGIC;
clk : in STD_LOGIC;
we : in STD_LOGIC;
re : in STD_LOGIC;
we : in STD_LOGIC;
re : in STD_LOGIC;
fifo_full : out STD_LOGIC;
fifo_empty : out STD_LOGIC;
fifo_afull : out STD_LOGIC;
@@ -109,13 +109,12 @@ inst_dpram_1w1r2c: entity work.dpram_1w1r2c_ra
PORT MAP(
clk_a => clk,
clk_b => clk,
en_a => '1',
en_b => mem_rd_en,
we_a => mem_wr_en,
addr_a => ptr_w,
addr_b => ptr_r,
re_b => mem_rd_en,
addr_a => ptr_w,
addr_b => ptr_r,
din_a => data_w,
dout_b => data_r
dout_b => data_r
);
end Behavioral;