jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- fixed some bugs

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@126 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2008-10-26 10:04:44 +00:00
parent b0a0e4ae6c
commit 1f03bb3d41
1 changed files with 5 additions and 5 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/filter/src/tb_fir_parallel.vhd
+5 -5
View File
@@ -28,12 +28,12 @@ use work.PCK_FIO.all;
ENTITY tb_fir_parallel IS
Generic (
ntaps : integer := 33;
nbits_in : integer := 15;
nbits_in_frac : integer := 15;
nbits_in : integer := 16;
nbits_in_frac : integer := 16;
nbits_stages : integer := 16;
nbits_stages_frac : integer := 15;
nbits_out : integer := 15;
nbits_out_frac : integer := 15;
nbits_out : integer := 16;
nbits_out_frac : integer := 16;
has_in_reg : boolean := false;
has_pipe_reg : boolean := true;
has_out_reg : boolean := false;
@@ -161,7 +161,7 @@ BEGIN
while not endfile(fi) loop
read(fi, si);
x_in <= to_sfixed(to_signed(si, x_in'length), x_in'left, x_in'right);
x_in <= to_sfixed(to_signed(si, x_in'length));
in_valid <= '1';
wait for PERIOD;
wait until rising_edge(clk);