jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- added unisim sources

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1120 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2015-05-20 05:48:08 +00:00
parent 06f158ac3e
commit 153f59cda7
7 changed files with 400359 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Common/sim/compile_unisim.do
+4 -6
View File
@@ -1,8 +1,6 @@
vlib unisim
set XILINX $env(XILINX)
vcom -93 -work unisim $XILINX/vhdl/src/unisims/unisim_vpkg.vhd
vcom -93 -work unisim $XILINX/vhdl/src/unisims/unisim_vcomp.vhd
vcom -93 -work unisim $XILINX/vhdl/src/unisims/unisim_smodel.vhd
vcom -93 -work unisim $XILINX/vhdl/src/unisims/unisim_vital.vhd
vcom -93 -work unisim xilinx/libsrc/unisims/unisim_vpkg.vhd
vcom -93 -work unisim xilinx/libsrc/unisims/unisim_vcomp.vhd
vcom -93 -work unisim xilinx/libsrc/unisims/unisim_smodel.vhd
vcom -93 -work unisim xilinx/libsrc/unisims/unisim_vital.vhd