- changed frequencies into MHz units (real data type)

Committed on the Free edition of March Hare Software CVSNT Server.
Upgrade to CVS Suite for more features and support:
http://march-hare.com/cvsnt/


git-svn-id: http://moon:8086/svn/vhdl/trunk@734 cc03376c-175c-47c8-b038-4cd826a8556b

lib/ps2_port/src/ps2_core.vhd

@@ -29,7 +29,7 @@ USE IEEE.NUMERIC_STD.ALL;
 entity ps2_core is
 	Generic 
 	(
-		f_sys_clk_hz    : integer := 100E6
+		f_sys_clk	: real	:= 100.0
 	);
     Port
     (
@@ -69,7 +69,7 @@ type line_state_tx_t is (tx_idle_st, tx_clock_assert_st, tx_start_latency_st,
 								 tx_ack_trans_st, tx_ack_sample_st, tx_valid_st);
 
 -- Constant
-constant prescaler_us          : integer := f_sys_clk_hz/1E6;
+constant prescaler_us          : integer := integer(f_sys_clk + 0.5);
 constant timeout_us            : integer := 15000;
 constant time_clock_assert     : integer := 120;
 constant time_clock_abort      : integer := 500;

lib/ps2_port/src/ps2_wb.vhd

@@ -5,7 +5,7 @@ USE IEEE.NUMERIC_STD.ALL;
 ENTITY ps2_wb IS
 	Generic
 	(
-		f_sys_clk_hz    : integer := 100E6
+		f_sys_clk	: real	:= 100.0
 	);
 	Port
 	(
@@ -118,7 +118,7 @@ irq_register:
 inst_ps2_core: entity work.ps2_core 
 	GENERIC MAP
 	(
-		f_sys_clk_hz => f_sys_clk_hz
+		f_sys_clk => f_sys_clk
 	)
 	PORT MAP
 	(