jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- refactored

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1541 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2021-03-28 10:27:33 +00:00
parent d0433ac19d
commit 06feba8f63
47 changed files with 255 additions and 357 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CPUs/MIPS/ghdl/mips_core.inc
+19 -27
View File
@@ -1,33 +1,25 @@
# -----------------------------------------------------------
include $(VHDL_HOME)/make/defs.mk
# -----------------------------------------------------------
PKG_NAME := MIPS_CORE
ROOT_PATH := ../../../..
LIB_PATH := $(ROOT_PATH)/lib
CUR_PATH := $(shell dirname $(lastword $(MAKEFILE_LIST)))
# -----------------------------------------------------------
MOD_PATH := $(LIB_PATH)/CPUs/MIPS/src/core
$(PKG_NAME)_SRCS += $(LIB_PATH)/rams/sim/src/dpram_2w2r2c_ra.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/rams/sim/src/dpram_1w1r2c_ra.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_types.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_instr.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_alu.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_bcu.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_biu.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_cop.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_dcache.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_icache.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_muldiv.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_pipeline.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_reg.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_shifter.vhd
$(PKG_NAME)_SRCS += $(MOD_PATH)/mips_top.vhd
# -----------------------------------------------------------
SRCS += $(LIB_PATH)/rams/sim/src/dpram_2w2r2c_ra.vhd
SRCS += $(LIB_PATH)/rams/sim/src/dpram_1w1r2c_ra.vhd
SRCS += $(MOD_PATH)/mips_types.vhd
SRCS += $(MOD_PATH)/mips_instr.vhd
SRCS += $(MOD_PATH)/mips_alu.vhd
SRCS += $(MOD_PATH)/mips_bcu.vhd
SRCS += $(MOD_PATH)/mips_biu.vhd
SRCS += $(MOD_PATH)/mips_cop.vhd
SRCS += $(MOD_PATH)/mips_dcache.vhd
SRCS += $(MOD_PATH)/mips_icache.vhd
SRCS += $(MOD_PATH)/mips_muldiv.vhd
SRCS += $(MOD_PATH)/mips_pipeline.vhd
SRCS += $(MOD_PATH)/mips_reg.vhd
SRCS += $(MOD_PATH)/mips_shifter.vhd
SRCS += $(MOD_PATH)/mips_top.vhd
# -----------------------------------------------------------
$(PKG_NAME)_SRCS := $(addprefix $(CUR_PATH)/,$(SRCS))
SRCS :=
CUR_PATH :=
MOD_PATH :=
ROOT_PATH :=
LIB_PATH :=
lib/CPUs/MIPS/ghdl/tb_mips_top.make
+14 -10
View File
@@ -1,29 +1,33 @@
# -----------------------------------------------------------
include $(VHDL_HOME)/make/defs.mk
# -----------------------------------------------------------
include mips_core.inc
include ../../../../lib/FIFO/ghdl/fifo_sync.inc
include ../../../../lib/FIFO/ghdl/fifo_async.inc
include $(LIB_PATH)/FIFO/ghdl/fifo_sync.inc
include $(LIB_PATH)/FIFO/ghdl/fifo_async.inc
# -----------------------------------------------------------
# FIFOS
SRCS += $(FIFO_SYNC_SRCS)
SRCS += $(FIFO_ASYNC_SRCS)
# UART
SRCS += ../../../uart/src/uart_types.vhd
SRCS += ../../../uart/src/sim/uart.vhd
SRCS += ../../../uart/src/uart_wb.vhd
SRCS += $(LIB_PATH)/uart/src/uart_types.vhd
SRCS += $(LIB_PATH)/uart/src/sim/uart.vhd
SRCS += $(LIB_PATH)/uart/src/uart_wb.vhd
# GPIO
SRCS += ../../../JBUS/gpio/src/gpio_wb.vhd
SRCS += $(LIB_PATH)/JBUS/gpio/src/gpio_wb.vhd
# Async port
SRCS += ../../../JBUS/async_port/src/async_types.vhd
SRCS += ../../../JBUS/async_port/src/async_port_wb.vhd
SRCS += $(LIB_PATH)/JBUS/async_port/src/async_types.vhd
SRCS += $(LIB_PATH)/JBUS/async_port/src/async_port_wb.vhd
SRCS += ../src/async_defs.vhd
# ROM
#SRCS += Z:/work/repos/mips/src/bootloader/build/ml402/eb/bootloader.elf.ROM.vhd
#SRCS += Z:/work/repos/mips/src/bootloader/build/denano/eb/bootloader.elf.ROM.vhd
SRCS += ../src/bootloader_flash.ROM.vhd
SRCS += ../../../JBUS/memory/src/rom_wb.vhd
SRCS += $(LIB_PATH)/JBUS/memory/src/rom_wb.vhd
# MIPS
SRCS += $(MIPS_CORE_SRCS)
@@ -37,5 +41,5 @@ ENTITY = tb_mips_top
RUN_TIME := 1500us
WITH_VCD := y
include ../../../../Common/make/ghdl.mk
include $(VHDL_HOME)/make/ghdl.mk