Files
vhdl/lib/CPUs/MIPS/ghdl/tb_mips_top.make
T
jens 06feba8f63 - refactored
git-svn-id: http://moon:8086/svn/vhdl/trunk@1541 cc03376c-175c-47c8-b038-4cd826a8556b
2021-03-28 10:27:33 +00:00

46 lines
1.2 KiB
Makefile

# -----------------------------------------------------------
include $(VHDL_HOME)/make/defs.mk
# -----------------------------------------------------------
include mips_core.inc
include $(LIB_PATH)/FIFO/ghdl/fifo_sync.inc
include $(LIB_PATH)/FIFO/ghdl/fifo_async.inc
# -----------------------------------------------------------
# FIFOS
SRCS += $(FIFO_SYNC_SRCS)
SRCS += $(FIFO_ASYNC_SRCS)
# UART
SRCS += $(LIB_PATH)/uart/src/uart_types.vhd
SRCS += $(LIB_PATH)/uart/src/sim/uart.vhd
SRCS += $(LIB_PATH)/uart/src/uart_wb.vhd
# GPIO
SRCS += $(LIB_PATH)/JBUS/gpio/src/gpio_wb.vhd
# Async port
SRCS += $(LIB_PATH)/JBUS/async_port/src/async_types.vhd
SRCS += $(LIB_PATH)/JBUS/async_port/src/async_port_wb.vhd
SRCS += ../src/async_defs.vhd
# ROM
#SRCS += Z:/work/repos/mips/src/bootloader/build/ml402/eb/bootloader.elf.ROM.vhd
#SRCS += Z:/work/repos/mips/src/bootloader/build/denano/eb/bootloader.elf.ROM.vhd
SRCS += ../src/bootloader_flash.ROM.vhd
SRCS += $(LIB_PATH)/JBUS/memory/src/rom_wb.vhd
# MIPS
SRCS += $(MIPS_CORE_SRCS)
# TB
SRCS += ../src/tb_mips_top.vhd
# Compile
TARGET := tb_mips_top
ENTITY = tb_mips_top
RUN_TIME := 1500us
WITH_VCD := y
include $(VHDL_HOME)/make/ghdl.mk