git-svn-id: http://moon:8086/svn/vhdl/trunk@1073 cc03376c-175c-47c8-b038-4cd826a8556b
84 lines
4.2 KiB
VHDL
84 lines
4.2 KiB
VHDL
--------------------------------------------------------------------------
|
|
-- --
|
|
-- Copyright (c) 1990, 1991, 1992 by Synopsys, Inc. --
|
|
-- All rights reserved. --
|
|
-- --
|
|
-- This source file may be used and distributed without restriction --
|
|
-- provided that this copyright statement is not removed from the file --
|
|
-- and that any derivative work contains this copyright notice. --
|
|
-- --
|
|
-- Package name: STD_LOGIC_SIGNED --
|
|
-- --
|
|
-- --
|
|
-- Date: 09/11/91 KN --
|
|
-- 10/08/92 AMT change std_ulogic to signed std_logic --
|
|
-- 10/28/92 AMT added signed functions, -, ABS --
|
|
-- --
|
|
-- Purpose: --
|
|
-- A set of signed arithemtic, conversion, --
|
|
-- and comparision functions for STD_LOGIC_VECTOR. --
|
|
-- --
|
|
-- Note: Comparision of same length std_logic_vector is defined --
|
|
-- in the LRM. The interpretation is for unsigned vectors --
|
|
-- This package will "overload" that definition. --
|
|
-- --
|
|
--------------------------------------------------------------------------
|
|
|
|
library IEEE;
|
|
use IEEE.std_logic_1164.all;
|
|
use IEEE.std_logic_arith.all;
|
|
|
|
package STD_LOGIC_SIGNED is
|
|
|
|
function "+"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
function "+"(L: STD_LOGIC_VECTOR; R: INTEGER) return STD_LOGIC_VECTOR;
|
|
function "+"(L: INTEGER; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
function "+"(L: STD_LOGIC_VECTOR; R: STD_LOGIC) return STD_LOGIC_VECTOR;
|
|
function "+"(L: STD_LOGIC; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
|
|
function "-"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
function "-"(L: STD_LOGIC_VECTOR; R: INTEGER) return STD_LOGIC_VECTOR;
|
|
function "-"(L: INTEGER; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
function "-"(L: STD_LOGIC_VECTOR; R: STD_LOGIC) return STD_LOGIC_VECTOR;
|
|
function "-"(L: STD_LOGIC; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
|
|
function "+"(L: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
function "-"(L: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
function "ABS"(L: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
|
|
|
|
function "*"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
|
|
function "<"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
function "<"(L: STD_LOGIC_VECTOR; R: INTEGER) return BOOLEAN;
|
|
function "<"(L: INTEGER; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
|
|
function "<="(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
function "<="(L: STD_LOGIC_VECTOR; R: INTEGER) return BOOLEAN;
|
|
function "<="(L: INTEGER; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
|
|
function ">"(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
function ">"(L: STD_LOGIC_VECTOR; R: INTEGER) return BOOLEAN;
|
|
function ">"(L: INTEGER; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
|
|
function ">="(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
function ">="(L: STD_LOGIC_VECTOR; R: INTEGER) return BOOLEAN;
|
|
function ">="(L: INTEGER; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
|
|
function "="(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
function "="(L: STD_LOGIC_VECTOR; R: INTEGER) return BOOLEAN;
|
|
function "="(L: INTEGER; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
|
|
function "/="(L: STD_LOGIC_VECTOR; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
function "/="(L: STD_LOGIC_VECTOR; R: INTEGER) return BOOLEAN;
|
|
function "/="(L: INTEGER; R: STD_LOGIC_VECTOR) return BOOLEAN;
|
|
function SHL(ARG:STD_LOGIC_VECTOR;COUNT: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
function SHR(ARG:STD_LOGIC_VECTOR;COUNT: STD_LOGIC_VECTOR) return STD_LOGIC_VECTOR;
|
|
|
|
function CONV_INTEGER(ARG: STD_LOGIC_VECTOR) return INTEGER;
|
|
|
|
-- remove this since it is already in std_logic_arith
|
|
-- function CONV_STD_LOGIC_VECTOR(ARG: INTEGER; SIZE: INTEGER) return STD_LOGIC_VECTOR;
|
|
|
|
end STD_LOGIC_SIGNED;
|