Files
vhdl/projects/vga_ctrl/syn/ise/project/vga_ctrl_sys.prj
T
jens 5ffd02c06e - use correct char rom
- background is black per default

git-svn-id: http://moon:8086/svn/vhdl/trunk@1592 cc03376c-175c-47c8-b038-4cd826a8556b
2021-03-29 20:53:09 +00:00

30 lines
1.6 KiB
Plaintext

vhdl work "../../../../lib/rams/xilinx/src/dpram_1w1r2c_ro.vhd"
vhdl work "../../../../lib/misc/utils_pkg.vhd"
vhdl work "../../../../lib/VGA_ctrl/src/fonts/char_rom_fixedsys_8x16.vhd"
vhdl work "../../../../lib/VGA_ctrl/src/vga_types.vhd"
vhdl work "../../../../lib/VGA_ctrl/src/char_gen.vhd"
vhdl work "../../../../lib/VGA_ctrl/src/vga_sync.vhd"
vhdl work "../../../../lib/VGA_ctrl/src/vga_timing.vhd"
vhdl work "../../../../lib/VGA_ctrl/src/vga_backend.vhd"
vhdl work "../../../../lib/rams/xilinx/src/dpram_1w1r2c_ra.vhd"
vhdl work "../../../../lib/FIFO/src/fifo_ctrl_pkg.vhd"
vhdl work "../../../../lib/FIFO/src/gray_counter.vhd"
vhdl work "../../../../lib/FIFO/src/fifo_async_ctrl.vhd"
vhdl work "../../../../lib/FIFO/src/fifo_async.vhd"
vhdl work "../../../../lib/CPUs/JCpu/src/core/cpu_pkg.vhd"
vhdl work "../../../../lib/CPUs/JCpu/src/core/cpu.vhd"
vhdl work "../../../../lib/CPUs/JCpu/src/core/alu.vhd"
vhdl work "../../../../lib/CPUs/JCpu/src/core/chipram.vhd"
vhdl work "../../../../lib/CPUs/JCpu/src/core/chipreg.vhd"
vhdl work "../../../../lib/CPUs/JCpu/src/core/dpath_ctrl.vhd"
vhdl work "../../../../lib/CPUs/JCpu/src/core/int_ctrl.vhd"
vhdl work "../../../../lib/CPUs/JCpu/src/core/pc.vhd"
vhdl work "../../../../lib/CPUs/JCpu/src/core/reg_dual.vhd"
vhdl work "../../../../lib/CPUs/JCpu/src/core/stack_ctrl.vhd"
vhdl work "../../../../lib/clock/xilinx/src/clockgen.vhd"
vhdl work "../../src/main_xrom.vhdl"
vhdl work "../../src/main_irom.vhdl"
vhdl work "../../src/cpu_embedded.vhd"
vhdl work "../../src/vga_ctrl_top.vhd"
vhdl work "../../src/vga_ctrl_sys.vhd"