Files
vhdl/projects/ac97_Controller/sim/tb_ac97_test.ndo
T
jens 67d79572d7 - added ac97 Controller
git-svn-id: http://moon:8086/svn/vhdl/trunk@1411 cc03376c-175c-47c8-b038-4cd826a8556b
2021-03-21 09:07:16 +00:00

15 lines
393 B
Plaintext

## NOTE: Do not edit this file.
## Auto generated by Project Navigator for Post-Translate Simulation
##
vlib work
## Compile Post-Translate Model
vcom -explicit -93 "../eval_ac/netgen/translate/ac97_test_translate.vhd"
vcom -explicit -93 "../src/tb_ac97_test.vhd"
vsim -t 1ps -lib work tb_ac97_test
do {tb_ac97_test.wdo}
view wave
view structure
view signals
run 200us
## End