jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- added read register stage to fifo

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1612 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2021-03-31 09:37:17 +00:00
parent c52c69e8fb
commit fc50f1f9d3
6 changed files with 243 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/FIFO/ghdl/fifo_async.inc
+2
View File
@@ -8,6 +8,8 @@ $(PKG_NAME)_SRCS := $(LIB_PATH)/rams/sim/src/dpram_1w1r2c_ra.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/fifo_ctrl_pkg.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/gray_counter.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/fifo_async_ctrl.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/fifo_async_stage.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/reg_stage.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/fifo_async.vhd
# -----------------------------------------------------------
lib/FIFO/ghdl/fifo_sync.inc
+2
View File
@@ -7,6 +7,8 @@ PKG_NAME := FIFO_SYNC
$(PKG_NAME)_SRCS := $(LIB_PATH)/rams/sim/src/dpram_1w1r2c_ra.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/fifo_ctrl_pkg.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/fifo_sync_ctrl.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/fifo_sync_stage.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/reg_stage.vhd
$(PKG_NAME)_SRCS += $(LIB_PATH)/FIFO/src/fifo_sync.vhd
# -----------------------------------------------------------