jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- fixed valid signal

Browse Source 
- fixed wav write

git-svn-id: http://moon:8086/svn/vhdl/trunk@1321 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2015-10-24 09:09:02 +00:00
parent ee627567f2
commit e7e1b9118e
2 changed files with 7 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/filter/src/fir_parallel.vhd
+6 -5
View File
@@ -109,6 +109,7 @@ architecture Behavioral of fir_parallel is
SIGNAL x : stages_array_t(0 to ntaps-2); SIGNAL x : stages_array_t(0 to ntaps-2);
SIGNAL y : stages_array_t(0 to ntaps-2); SIGNAL y : stages_array_t(0 to ntaps-2);
SIGNAL h : coeff_array_t(0 to ntaps-1); SIGNAL h : coeff_array_t(0 to ntaps-1);
SIGNAL vld : unsigned(0 to ntaps-2);
------------------------------------------------------------------------------- -------------------------------------------------------------------------------
begin begin
@@ -144,7 +145,7 @@ begin
x_in => d_in, x_in => d_in,
y_in => zero_in, y_in => zero_in,
h_in => h(ntaps-1), h_in => h(ntaps-1),
out_valid => out_valid, out_valid => vld(0),
x_out => x(0), x_out => x(0),
y_out => y(0), y_out => y(0),
y_out_clr => '0' y_out_clr => '0'
@@ -171,11 +172,11 @@ begin
( (
srst => srst, srst => srst,
clk => clk, clk => clk,
in_valid => in_valid, in_valid => vld(i-1),
x_in => x(i-1), x_in => x(i-1),
y_in => y(i-1), y_in => y(i-1),
h_in => h(ntaps-i-1), h_in => h(ntaps-i-1),
out_valid => open, out_valid => vld(i),
x_out => x(i), x_out => x(i),
y_out => y(i), y_out => y(i),
y_out_clr => '0' y_out_clr => '0'
@@ -201,11 +202,11 @@ begin
( (
srst => srst, srst => srst,
clk => clk, clk => clk,
in_valid => in_valid, in_valid => vld(ntaps-2),
x_in => x(ntaps-2), x_in => x(ntaps-2),
y_in => y(ntaps-2), y_in => y(ntaps-2),
h_in => h(0), h_in => h(0),
out_valid => open, out_valid => out_valid,
x_out => x_out, x_out => x_out,
y_out => d_out, y_out => d_out,
y_out_clr => '0' y_out_clr => '0'
lib/filter/src/tb_fir_parallel.vhd
+1 -1
View File
@@ -184,7 +184,7 @@ BEGIN
BEGIN BEGIN
if rising_edge(clk) and fileout_enable = '1' and out_valid = '1' then if rising_edge(clk) and fileout_enable = '1' and out_valid = '1' then
so := to_integer(y_out); so := to_integer(to_signed(y_out));
write(fo, so); write(fo, so);
end if; end if;