- added

git-svn-id: http://moon:8086/svn/vhdl/trunk@1425 cc03376c-175c-47c8-b038-4cd826a8556b
2021-03-21 11:43:44 +00:00
parent bdb8fec295
commit d0c4a3d800
9 changed files with 1195 additions and 0 deletions
@@ -0,0 +1,25 @@
+
+//
+// CLOCK DIVIDER
+// 
+// UNcomment the below to use a 
+// clock divider.  This will allow a much
+// faster external clock to be used and still
+// slow down the internal core frequency.
+// USE the paramter N in PC.V to adjust the
+// frequency.  Minimum N is 3.
+// COMMNET the below to use the external clock 
+// directly as is.  Note that the core will 
+// always run at 1/4 the external clock.
+//
+//`define use_clock_divider
+
+
+//
+//  DEBUG SIGNALS
+//
+//  UNcomment the below to activate the
+//  test bus for observability during debug
+//
+// `define show_debug_pins
+