jens/vhdl
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

- fixed cache size dependent prefetch

Browse Source 
git-svn-id: http://moon:8086/svn/vhdl/trunk@1299 cc03376c-175c-47c8-b038-4cd826a8556b
This commit is contained in:
jens
2015-06-13 10:14:56 +00:00
parent ad21a2febb
commit b22c3f79fa
2 changed files with 7 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/spi/src/spi_flash_wb.vhd
+2 -2
View File
@@ -73,8 +73,8 @@ ARCHITECTURE rtl OF spi_flash_wb IS
begin begin
mst_dout_re <= '1'; mst_dout_re <= '1';
mst_shift_en <= not spi_hold; mst_shift_en <= not spi_hold;
mst_cmd <= to_cmd(2080, 32); mst_cmd <= to_cmd(32 + 8 * 2**CACHE_ADDR_BITS, 32);
mst_din <= X"03" & ADDR_I(FLASH_ADDR_BITS-1 downto CACHE_ADDR_BITS) & X"00"; mst_din <= X"03" & ADDR_I(FLASH_ADDR_BITS-1 downto CACHE_ADDR_BITS) & (CACHE_ADDR_BITS-1 downto 0 => '0');
INT_O <= '0'; INT_O <= '0';
ACK_O <= ACK_mem or ACK_reg; ACK_O <= ACK_mem or ACK_reg;
lib/spi/src/tb_spi_flash_wb.vhd
+5
View File
@@ -64,6 +64,11 @@ BEGIN
WPNeg <= '1'; WPNeg <= '1';
uut : entity work.spi_flash_wb uut : entity work.spi_flash_wb
GENERIC MAP
(
FLASH_ADDR_BITS => 24,
CACHE_ADDR_BITS => 9
)
PORT MAP PORT MAP
( (
CLK_I => CLK, CLK_I => CLK,